Shivendra Joshi

Software Engineer

Hyderabad, Telangana, India12 yrs 9 mos experience

Highly Stable

Key Highlights

Expert in Functional Verification and FPGA design.
Strong background in VLSI and digital design.
Proficient in multiple programming languages including C and Java.

Stackforce AI infers this person is a VLSI and FPGA design expert with strong programming skills.

Contact

Skills

Core Skills

Functional VerificationFpga

Other Skills

CVerilogSystem VerilogJavaC++Microsoft OfficeProgrammingVHDLField-Programmable Gate Arrays (FPGA)Very-Large-Scale Integration (VLSI)LinuxMicrosoft ExcelSystemVerilog

Experience

12 yrs 9 mos

Total Experience

3 yrs 7 mos

Average Tenure

2 yrs

Current Experience

Amd

Member of Technical Staff

Apr 2024 – Present · 2 yrs · Hyderabad, Telangana, India · On-site

CVerilogSystem VerilogFunctional VerificationFPGAJava+9

Qualcomm

3 roles

Lead Engineer

Nov 2022 – Apr 2024 · 1 yr 5 mos

Senior Lead Engineer

Promoted

Nov 2022 – Nov 2022 · 0 mo

Senior Engineer

Jul 2018 – Nov 2022 · 4 yrs 4 mos

Open silicon

ASIC Design Engineer II

Jul 2015 – Jul 2018 · 3 yrs · Bangalore Area, India

Dhirubhai ambani institute of information and communication technology

teaching assistant

Jul 2013 – Jul 2015 · 2 yrs

Education

Dhirubhai Ambani Institute of Information and communiction Technology

Master's Degree — Very Large Scale Integration [VLSI]

Jan 2013 – Jan 2015

Ujjain Engneering College

Bachelor's Degree — Electronics and Communications Engineering

Jan 2008 – Jan 2012

Ebenezer Higher Secondary School

High School — Mathematics

Jan 2007 – Jan 2008

Stackforce found 100+ more professionals with Functional Verification & Fpga

Explore similar profiles based on matching skills and experience

hari K.

Senior Component Design Engineer

at Intel Corporation

Bengaluru, India21 yrs 9 mos exp

RTL designASIC

Krishna Murthy

Senior Engineer

at MediaTek

Bengaluru, India5 yrs exp

ASICRTL Verification

Akash Gupta

Director Silicon Design Engineering

at AMD

Bengaluru, India24 yrs 7 mos exp

VLSISoC

Manmohan Singh

Senior Staff Engineer

at MediaTek

Bengaluru, India18 yrs 4 mos exp

Static Timing AnalysisSoC

satish kumar agarwal

Director of Engineering

at Siemens EDA (Siemens Digital Industries Software)

Noida, India19 yrs 5 mos exp

Aman Gupta

Chip Management

at Nvidia

West Godavari, India15 yrs exp

SOC DesignEthernetSystem VerificationC++

Gaurav Kumar Srivastava

SW Architect

at Cadence

United States20 yrs 6 mos exp

FPGA DesignPrototypingEmulation

Jagjeevan Kandukuri

Senior Member of Technical Staff

at Mirafra Technologies

San Jose, United States18 yrs 8 mos exp

NVM Express (NVMe)Universal Verification Methodology (UVM)