Ayush Majumder

Software Engineer

Bengaluru, Karnataka, India5 yrs 1 mo experience
Most Likely To Switch

Key Highlights

  • Expert in Finfet 7nm technology.
  • Strong background in custom layout design.
  • Proven track record of client satisfaction.
Stackforce AI infers this person is a Design Engineer specializing in semiconductor layout design.

Contact

LinkedIn

Skills

Core Skills

Custom Layout DesignFinfet 7nm

Other Skills

DensityProgrammingPython (Programming Language)TCL scriptingAnalog LayoutLayout Versus Schematic (LVS)Design Rule Checking (DRC)Place & RouteFloorplanningSynopsys IC CompilerMicrosoft OfficeMicrosoft PowerPoint

About

Reliable and resourceful Design Engineer in the Custom Layout domain with a strong record of corporate client satisfaction. Accustomed to lower technology nodes (Finfet 7nm). Strong engineering professional with a Bachelor of Technology (B.Tech.) focused in Electronics & Telecommunication Engineering from MCKV Institute of Engineering, Howrah

Experience

5 yrs 1 mo
Total Experience
1 yr 8 mos
Average Tenure
2 yrs 4 mos
Current Experience

Synopsys inc

Layout Design, Staff Engineer

Feb 2024 – Present · 2 yrs 4 mos · Bengaluru, Karnataka, India

DensityProgrammingPython (Programming Language)TCL scriptingAnalog LayoutLayout Versus Schematic (LVS)+6

Cyient

AMS layout

Aug 2022 – Feb 2024 · 1 yr 6 mos · Kolkata, West Bengal, India

Microsoft OfficeMicrosoft PowerPoint

Sankalp semiconductor

Layout Design Engineer

May 2021 – Aug 2022 · 1 yr 3 mos · Kolkata, West Bengal, India

Microsoft OfficeMicrosoft PowerPoint

Education

MCKV Institute of Engineering

Btech — ECE

Jan 2016 – Jan 2020

Stackforce found 79 more professionals with Custom Layout Design & Finfet 7nm

Explore similar profiles based on matching skills and experience

Vinayaraj PG

Vinayaraj PG

Layout Design Manager

at Synopsys Inc

Kasaragod, India15 yrs 5 mos exp
VLSIStandard cell layout design
Prakhar Srivastava

Prakhar Srivastava

Layout Design, Engineer

at Synopsys Inc

Noida, India3 yrs 8 mos exp
Memory Layout DesignPlacement & Routing
Abhinit Saurabh

Abhinit Saurabh

Senior Engineer, Mixed Signal SERDES

at Qualcomm

San Diego, United States6 yrs 3 mos exp
Equivalence CheckingAnalog and Mixed Signal Circuit DesignAnalog Circuit Design
Jaswanth kumar yadlapalli

Jaswanth kumar yadlapalli

Sr.Layout engineer

at Synopsys Inc

Vijayawada West, India5 yrs 7 mos exp
IC LayoutPhysical VerificationAnalog Layout
MANIKANTA N

MANIKANTA N

A&MS Layout Design Engineer II

at Synopsys Inc

Mysore, India6 yrs 10 mos exp
Layout DesignMemory DesignHigh Speed SRAM Design
Trí Võ Minh

Trí Võ Minh

Senior Layout Engineer

at Marvell Technology

Ho Chi Minh City, Vietnam1 yr 9 mos exp
Layout DesignAnalog Mixed Signal DesignMixed-Signal IC Design
Amirkhan P.

Amirkhan P.

Staff Engineer CAD

at Micron Technology

Hyderabad, India8 yrs 11 mos exp
PDK DevelopmentDesign EngineeringCadence VirtuosoPython (Programming Language)PDK Library Development
Rakshith G N

Rakshith G N

Lead Analog Layout Designer

at IBM

Bengaluru, India8 yrs 8 mos exp
Analog layout designPhysical verification