J

JeyaPrabu K

Software Engineer

Bengaluru, Karnataka, India8 yrs experience
Most Likely To Switch

Key Highlights

  • Over 8 years of experience in the Semiconductor industry.
  • Expertise in DFT methodologies and tools.
  • Proficient in scripting languages like Python and TCL.
Stackforce AI infers this person is a Semiconductor industry expert with strong DFT capabilities.

Contact

LinkedIn

Skills

Core Skills

DftAtpg

Other Skills

GLSSCANRTLMBISTRTL DesignSCAN COMPRESSIONSCAN/ATPGJTAG/IJTAGDfT MethodologyElectronicsVery-Large-Scale Integration (VLSI)C and C++CMatlabPerl

About

8+ years of experience in the Semiconductor industry. Experience with - SpyGlass(DFT) - SCAN - ATPG - MBIST - Post-Si bring up/debug, JTAG tools and flow. Experience in DFT(PC & Server CPU/DDR/MCU). Knowledge of scripting(Python/TCL), LEC, GLS, DFT Timing constraints development

Experience

8 yrs
Total Experience
1 yr 7 mos
Average Tenure
2 yrs 1 mo
Current Experience

Intel corporation

2 roles

Senior DFT Engineer

Mar 2024 – Present · 2 yrs 1 mo · Bengaluru, Karnataka, India

ATPGGLSDFT

SoC DFT Engineer

Mar 2022 – Aug 2023 · 1 yr 5 mos · Bengaluru, Karnataka, India

Qualcomm

Senior Engineer DFT

Aug 2023 – Feb 2024 · 6 mos · Bengaluru, Karnataka, India

Tessolve

DFT Engineer

Feb 2020 – Feb 2022 · 2 yrs · Bengaluru, Karnataka, India

Test and verification solutions

2 roles

DFT Engineer

May 2018 – Jan 2020 · 1 yr 8 mos · Chennai, Tamil Nadu, India

Engineer Intern

Dec 2017 – Apr 2018 · 4 mos · Chennai, Tamil Nadu, India

Education

Dr.Mahalingam College of Engineering and Technology

BE — Instrumentation and Control Engg

Aug 2014 – Apr 2018

Stackforce found 100+ more professionals with Dft & Atpg

Explore similar profiles based on matching skills and experience

Murali Krishna Korada

Murali Krishna Korada

IC Design Engineer 3

at Broadcom

Srikakulam, India6 yrs 9 mos exp
ATPGDFTSoC Design
RM

Raghavendra M

DFT Engineer

at Sivaltech

Bengaluru, India13 yrs 9 mos exp
DFTJTAG
Amarnath S

Amarnath S

DFT Engineer

at MediaTek

Bengaluru, India3 yrs 8 mos exp
DFTMBISTVLSI Design for Testability
NIRANJANAIAH MG

NIRANJANAIAH MG

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 3 mos exp
DFTDO-254
LAKSHAY MADAAN

LAKSHAY MADAAN

Engineer

at Qualcomm

Uttarakhand, India7 yrs exp
ElectronicsField-Programmable Gate Arrays (FPGA)
Sampat Balawat

Sampat Balawat

Staff DFT Engineer

at MediaTek

Bengaluru, India9 yrs 4 mos exp
DFTStatic Timing Analysis
Manikandan Palanisamy

Manikandan Palanisamy

Senior ASIC Engineer

at NVIDIA

Bengaluru, India12 yrs 10 mos exp
DFTRTL Design
SK

Srinivasu Korada

Digital IC Engineer

at Analog Devices

India3 yrs 3 mos exp
Boundary ScanDFT methodologies