Amarnath S

Software Engineer

Bengaluru, Karnataka, India3 yrs 8 mos experience
Highly Stable

Key Highlights

  • Experienced DFT Engineer with MBIST expertise.
  • Hands-on experience in VLSI Design for Testability.
  • Proficient in DFT tools like TetraMax and VCS.
Stackforce AI infers this person is a DFT Engineer specializing in VLSI Design for Testability.

Contact

LinkedIn

Skills

Core Skills

DftMbistVlsi Design For Testability

Other Skills

DFT CompilerScanatpgLinuxPython (Programming Language)DebuggingMBIST insertion and verificationScan and atpgLeadershipPublic SpeakingCustomer ServiceMatlabRoboticsAutoCADEngineering

About

Working as DFT Engineer (MBIST)

Experience

3 yrs 8 mos
Total Experience
3 yrs 8 mos
Average Tenure
3 yrs 8 mos
Current Experience

Mediatek

DFT Engineer

Aug 2022 – Present · 3 yrs 8 mos · Bengaluru, Karnataka, India

DFT CompilerScanatpgDFTMBIST

Chipedge technologies pvt ltd

DFT Engineer

Feb 2022 – Oct 2022 · 8 mos · Bengaluru, Karnataka, India

  • Currently pursuing a course in VLSI Design for Testability under Chipedge and actively looking for openings. Have hands on experience is Scan insertion, scan compression etc, have tool experience in TetraMax, DFT compiler, BSD compiler, VCS.
LinuxPython (Programming Language)DFTVLSI Design for Testability

Education

Rajagiri school of engineering and technology

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2012 – Jan 2016

Stackforce found 100+ more professionals with Dft & Mbist

Explore similar profiles based on matching skills and experience

RM

Raghavendra M

DFT Engineer

at Sivaltech

Bengaluru, India13 yrs 9 mos exp
DFTJTAG
Murali Krishna Korada

Murali Krishna Korada

IC Design Engineer 3

at Broadcom

Srikakulam, India6 yrs 9 mos exp
ATPGDFTSoC Design
Mehul Patel

Mehul Patel

DFT Principal Engineer

at NXP Semiconductors

Bengaluru, India13 yrs 5 mos exp
ATPGDFTJTAGMBIST
Sanmati Jain

Sanmati Jain

DFT Engineer

at Tsavorite Scalable Intelligence

Maharashtra, India13 yrs exp
ATPGDFTIJTAG
Sajal Goyal

Sajal Goyal

Senior Silicon Design Engineer

at AMD

Bengaluru, India5 yrs exp
DFTRTL Design
JK

JeyaPrabu K

Senior DFT Engineer

at Intel Corporation

Bengaluru, India8 yrs exp
DFTATPG
Mayank Parasrampuria

Mayank Parasrampuria

Full Chip DFT & Logic Design Engineer

at Google

Bengaluru, India13 yrs 10 mos exp
ATPGDFT MethodologyLogic Design
Sandipan Sharma

Sandipan Sharma

Hardware Engineer 3

at Google

Delhi, India6 yrs 8 mos exp
Hardware EngineeringVery-Large-Scale Integration (VLSI)