Skills

• Static Timing Analysis
• Verilog

Career Highlights

• Experienced in VLSI design and synthesis.
• Strong background in static timing analysis.
• Proficient in Verilog and Python programming.

Work Experience

Education

M.tech at Vellore Institute of Technology

B.tech at Poornima College of Engineering