S

Sandeep Veldi

DevOps Engineer

Bengaluru, Karnataka, India6 yrs 8 mos experience

Key Highlights

  • Expert in VLSI design and verification.
  • Proficient in 5G technology and FPGA implementation.
  • Strong background in Universal Verification Methodology.
Stackforce AI infers this person is a VLSI and Telecommunications expert with a focus on verification and design engineering.

Contact

Skills

Core Skills

Universal Verification Methodology (uvm)Vlsi DesignVerification Engineering5g TechnologyHardware Design

Other Skills

Bluespec SystemVerilogFPGA3GPP StandardsVerilogVHDLSystem VerilogC (Programming Language)RTL DesignData StructuresVery-Large-Scale Integration (VLSI)Field-Programmable Gate Arrays (FPGA)System on a Chip (SoC)JavaDatabase Management System (DBMS)SystemVerilog

About

NEVER EVER GIVE UP!

Experience

6 yrs 8 mos
Total Experience
2 yrs 4 mos
Average Tenure
2 yrs
Current Experience

Intel corporation

SoC Validation Engineer

Apr 2024Present · 2 yrs · Bengaluru, Karnataka, India · Hybrid

Tech mahindra cerium pvt ltd

Verification Engineer

Oct 2021Mar 2024 · 2 yrs 5 mos · Hyderabad, Telangana, India · Remote

  • Working as a contractor for Intel in Pre-Silicon Validation team.
  • Key Responsibilities: Test case development, functional coverage, Analysis of code coverage, debugging the regression failures, Development of test case pumping concurrent traffic from Multi IPs, Formal verification.
Universal Verification Methodology (UVM)

Tata consultancy services

3 roles

VLSI Design and Verification Engineer

Jul 2020Oct 2021 · 1 yr 3 mos

  • Worked on the designing of QSPI controller in BSV(Bluespec Systemverilog). BSV is a high level language. Worked on implementation of UVM component for AXI Master.

5G VLSI DESIGN ENGINEER

Jun 2019Jun 2020 · 1 yr

  • TATA Consultancy Services(TCS) is an Indian Multinational Information Technology(IT) Service and Consulting Company which provides great opportunities to the employees to work on Various Digital Technologies like AI, ML, IoT, 5G, Data and Security, Cloud etc.
  • From the day I joined, I have been working with NextGen R&D in 5G technology.
  • Role : DEVELOPER
  • Responsibilities :
  • Design,Implemention and Optimization of 5G PHY Layer Algorithms on FPGA compliant to 3GPP Standards.
  • Analysis of 3GPP Specifications and Developing the Functionalities.
  • Worked on SoC(System on Chip) by Configuring AXI Bus in three modes for L1 & L2 Interfacing.
  • Design, Development and Implementation of PRACH(Physical Random Access Channel) in 5G NR for Uplink Synchronization on FPGA.
  • Study on 5G NR call flow and Architecture.

Internship Trainee

Jan 2019Mar 2019 · 2 mos · Hyderabad, Telangana, India

  • TCS has provided me an Exciting opportunity to start my career as an Intern. I worked on Design and Verification of Universal Asynchronous Receiver Transmitter (UART). I have gained knowledge on usage of FPGA Boards and also learnt Hardware Description Languages(HDL) like Verilog, VHDL and Hardware Verification Language(HVL) System Verilog. It was great working in Evergreen VLSI Domain in TCS.

Education

VNR Vignana Jyothi Institute of Engineering and Technology (VNRVJIET)

BTech - Bachelor of Technology — electronics and instrumentation

Jan 2015Jan 2019

Narayana Junior College - India

Intermediate — MPC

Jan 2013Jan 2015

Aksharasri Smart School

X Class — SSC

Jan 2009Jan 2015

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Vlsi Design

Explore similar profiles based on matching skills and experience