Surya Pavan

Software Engineer

Bengaluru, Karnataka, India5 yrs 5 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expertise in VLSI design and SoC verification.
  • Strong foundation in System on a Chip technologies.
  • Leadership experience in student organizations.
Stackforce AI infers this person is a VLSI design and SoC verification specialist.

Contact

LinkedIn

Skills

Core Skills

System On A Chip (soc)

Other Skills

SCFCache CoherencySystemVerilogVerilogPhotography

Experience

5 yrs 5 mos
Total Experience
2 yrs 8 mos
Average Tenure
3 yrs 6 mos
Current Experience

Intel

3 roles

Senior SoC Verification Engineer

Promoted

Apr 2026 – Present · 1 mo · Hybrid

SoC Verification Engineer

Jun 2023 – Mar 2026 · 2 yrs 9 mos · Hybrid

Graduate Technical Intern

Sep 2022 – May 2023 · 8 mos · Hybrid

System on a Chip (SoC)SCF

Tech mahindra

Internship Trainee

Mar 2021 – Jul 2021 · 4 mos · Bangalore Urban, Karnataka, India

Maturi venkata subba rao (mvsr) engineering college

2 roles

Head of Photography Club

Jun 2019 – May 2021 · 1 yr 11 mos

Commander of NSS UNIT

Jun 2019 – May 2020 · 11 mos

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI DESIGN

Aug 2021 – May 2023

MVSR Engineering College

Bachelor of Engineering - BE

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with System On A Chip (soc)

Explore similar profiles based on matching skills and experience

Bala Shiva Vishwanatham

Bala Shiva Vishwanatham

ASIC Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
Physical DesignVery-Large-Scale Integration (VLSI)
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 8 mos exp
Krishnendhu u.n

Krishnendhu u.n

Senior Design Engineer

at Cerium Systems

Bengaluru, India10 yrs 4 mos exp
FPGARTL Design
MS

Manikandan Subramanian

Principal Engineer

at NVIDIA

Bengaluru, India19 yrs 4 mos exp
Shikha Shrivastava

Shikha Shrivastava

SoC Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 10 mos exp
Automatic Test Pattern Generation (ATPG)Scan Insertion
Amandeep Singh

Amandeep Singh

Accumulated Expertise

at Career-Wide Experience

Roorkee, India0 mo exp
Shubhankar Das

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 2 mos exp
Devank Aeron

Devank Aeron

Design Verification Trainee

at Silicon Patterns

West Delhi, India3 yrs 11 mos exp
Functional VerificationVerification and Validation (V&V)