Yuvraj Varshney

CTO

Bengaluru, Karnataka, India9 yrs 4 mos experience
Highly Stable

Key Highlights

  • Expert in CPU power optimization techniques.
  • Strong background in quality assurance and testing.
  • Proficient in ARM architecture and SoC power management.
Stackforce AI infers this person is a Senior Lead Engineer specializing in CPU power optimization within the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Power OptimizationCpuCommunication

Other Skills

Quality AssuranceProcessorsWindows powerSoC powerARM ArchitectureDebuggingTest Driven DevelopmentAndroid FrameworkTest AutomationAnalytical SkillsPython (Programming Language)Window power

Experience

9 yrs 4 mos
Total Experience
5 yrs 1 mo
Average Tenure
4 yrs 3 mos
Current Experience

Qualcomm

2 roles

Senior Lead Engineer

Promoted

Nov 2025 – Present · 5 mos

Quality AssuranceCommunicationProcessorsCPUPower OptimizationWindows power+9

Senior Engineer

Jan 2022 – Nov 2025 · 3 yrs 10 mos

CPUProcessors

Altran

2 roles

Senior Software Engineer

Promoted

Dec 2019 – Jan 2022 · 2 yrs 1 mo

Communication

Software Engineer

Nov 2016 – Nov 2019 · 3 yrs

Communication

Education

MORADABAD INSTITUTE OF TECHNOLOGY, MORADABAD.

Bachelor's degree — Electrical and Electronics Engineering

Jan 2012 – Jan 2016

Stackforce found 100+ more professionals with Power Optimization & Cpu

Explore similar profiles based on matching skills and experience

Amit Pandey

Amit Pandey

Staff Engineer

at MediaTek

Bengaluru, India6 yrs 9 mos exp
Timing Closure
Jan Mróz

Jan Mróz

Graphics Programmer

at The Knights of U

Wrocław, Poland1 yr 2 mos exp
RenderingOptimizationUnityC++
Rishi K Pillai

Rishi K Pillai

Senior Member of Technical Staff

at AMD

Bengaluru, India12 yrs 7 mos exp
Functional VerificationASICCPU Sub-SystemBuilt-In-Self-Test
Saptarshi Halder

Saptarshi Halder

ASIC Design Engineer

at Meta

Bengaluru, India9 yrs 10 mos exp
RTL DesignSoC integrationSilicon Digital DesignLow Power DesignIP Logic Design
Gaurav Venkatagiri

Gaurav Venkatagiri

SMTS - CPU Performance Modelling

at AMD

Bengaluru, India14 yrs 10 mos exp
CPU Performance ModellingFunctional VerificationMicroarchitecture
Hari Babu Chimakurthy

Hari Babu Chimakurthy

Digital Design Manager

at Texas Instruments

Bengaluru, India13 yrs 8 mos exp
ADASASIC RTL DesignDRAM Memory DesignLow Power DesignMemory Interface Design
Adithya Ranganathan

Adithya Ranganathan

GPU Architect

at NVIDIA

Bengaluru, India9 yrs 5 mos exp
CPU ArchitectureGPU ArchitectureGPU DesignPower ManagementResearch
RAGHAVENDRA K T

RAGHAVENDRA K T

Senior Member of Technical Staff

at AMD

Bengaluru, India19 yrs 4 mos exp
Docker/ContainerEmbedded SystemsLinux KernelOpen SourceVirtualization