Sai Raju Nuguri

Software Engineer

Hyderabad, Telangana, India9 mos experience

Key Highlights

  • Expert in ASIC design and static timing analysis.
  • Currently a Senior Engineer at MediaTek.
  • Pursuing M.Tech in VLSI Design from NIT Jalandhar.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in ASIC and digital IC design.

Contact

LinkedIn

Skills

Core Skills

Asic DesignStatic Timing Analysis

Other Skills

Cadence VirtuosoDigital IC DesignPython (Programming Language)Digital ElectronicsVerilog HDL

Experience

9 mos
Total Experience
9 mos
Average Tenure
9 mos
Current Experience

Mediatek

2 roles

Senior Engineer (STA Signoff)

Jul 2025 – Present · 9 mos · Bengaluru, Karnataka, India · On-site

Cadence VirtuosoStatic Timing AnalysisDigital IC DesignASIC DESIGN

SOC Design Intern

Jul 2024 – Jul 2025 · 1 yr · Bengaluru, Karnataka, India · On-site

Education

Dr B R Ambedkar National Institute of Technology, Jalandhar

Master of Technology - MTech — VLSI DESIGN

Aug 2023 – Jun 2025

J.B.Institute of Engineering & Technology

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Aug 2017 – Jul 2021

Stackforce found 100+ more professionals with Asic Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Dilip kumar s

Dilip kumar s

Senior Engineer

at SAMSUNG R&D INSTITUTE INDIA - BANGALORE PRIVATE LIMITED

Bengaluru, India10 yrs 6 mos exp
ASIC designFPGA design
SB

Sarveswara Rao Bade

Sr Engineering Manager

at MediaTek

Bengaluru, India23 yrs 1 mo exp
Analog Circuit DesignVLSI
Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 10 mos exp
FPGATechnical Marketing
Sai Seshagiri Rao B V

Sai Seshagiri Rao B V

Senior Staff Engineer

at MediaTek

Bengaluru, India14 yrs 4 mos exp
Physical VerificationPhysical Design
MV

Mayank Verma

Principal Engineer

at Qualcomm

Noida, India11 yrs 6 mos exp
ASICPhysical Design
Nikhil GV

Nikhil GV

Implementation Engineer

at Meta

Bengaluru, India8 yrs 7 mos exp
Sumanth Babu Lavanuru

Sumanth Babu Lavanuru

Physical Design Engineer

at Intel Corporation

Bengaluru, India7 yrs 9 mos exp
Physical DesignTiming Closure
Pallavi Deshmukh

Pallavi Deshmukh

Senior Engineer

at MediaTek

Bengaluru, India10 yrs 11 mos exp
ASICVLSIPhysical Design