Khyati Malhotra

Software Engineer

Canada8 yrs 1 mo experience

Highly Stable

Key Highlights

Expertise in ASIC and SoC design.
Proficient in multiple EDA tools.
Strong background in digital electronics.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and EDA tools.

Contact

Skills

Other Skills

UnixInnovusBasics of TCLShell ScriptingASICApplication-Specific Integrated Circuits (ASIC)Digital ElectronicsSystem on a Chip (SoC)CVHDLLinuxCadence VirtuosoADOCSynopsys Custom CompilerDesign Rule Checking (DRC)

Experience

8 yrs 1 mo

Total Experience

2 yrs 4 mos

Average Tenure

11 mos

Current Experience

Amd

Member of Technical Staff

Jun 2025 – Present · 11 mos · Ontario, Canada

Qualcomm

3 roles

Sr. Lead Physical Design Engineer

Dec 2023 – Jun 2025 · 1 yr 6 mos

Senior Physical Design Engineer

Promoted

Nov 2021 – Nov 2023 · 2 yrs

Physical Design Engineer

Nov 2019 – Oct 2021 · 1 yr 11 mos

Cadence design systems

Application Engineer

Jul 2018 – Oct 2019 · 1 yr 3 mos

Stmicroelectronics

Former Intern

Jun 2017 – Dec 2017 · 6 mos · G. Noida

Provided first level of support and evaluated new features as requested by the designers for several EDA tools.

Education

YMCA University of Science & Technology

Bachelor of Technology — Electronics and Communications Engineering

Jan 2014 – Jan 2018

D. A.V Public School sector 14, Faridabad

12 — Non-Medical

Jan 2013 – Jan 2014

Stackforce found 100+ more professionals with Unix & Innovus

Explore similar profiles based on matching skills and experience

Raghu kotehal

ASIC Physical Design Engineer

at Tsavorite Scalable Intelligence

Bengaluru, India8 yrs 3 mos exp

Physical DesignPower Optimization

RACHITA SHEKHAR

Design Engineer

at Eteros Technologies

Bengaluru, India4 yrs 5 mos exp

Conformal LECDigital Circuit Design

Tejaswini M

Senior

at Qualcomm

Bengaluru, India6 yrs 9 mos exp

FloorplanningStatic Timing Analysis

Sameer Khan

ASIC PDK Design Engineer

at Intel Corporation

Hyderabad, India7 yrs 5 mos exp

Physical DesignStatic Timing Analysis

Anita Singh

Senior Staff Engineer

at Samsung Semiconductor India

Bengaluru, India11 yrs 4 mos exp

Physical DesignTiming Closure

Thejasvi N

Graphics hardware engineer

at Intel Corporation

India6 yrs 11 mos exp

Physical DesignClockingCAD Automation

Nilotpal Arjun

Senior Technical Lead

at HCLTech

Delhi, India9 yrs 2 mos exp

Physical DesignTiming ClosureDRC ClosureCustom Clock Tree

Sanjiv Kumar C.A

Sr. Principal Application Engineer

at Cadence

Bengaluru, India14 yrs 8 mos exp

Physical DesignDigital Design