Preethi Vyshnavi

Software Engineer

Bengaluru, Karnataka, India7 mos experience

Key Highlights

  • Experienced DFT Engineer with hands-on training in advanced tools.
  • Proficient in DFT methodologies including Scan Insertion and ATPG.
  • Strong foundation in Electrical and Electronics Engineering.
Stackforce AI infers this person is a DFT Engineer specializing in ASIC and SoC design.

Contact

LinkedIn

Skills

Core Skills

Dft

Other Skills

Shell ScriptingTCLScan InsertionAutomatic Test Pattern Generation (ATPG)LinuxApplication-Specific Integrated Circuits (ASIC)System on a Chip (SoC)

About

Seeking a job in DFT

Experience

7 mos
Total Experience
7 mos
Average Tenure
7 mos
Current Experience

Mediatek

DFT Engineer (Direct Contractor)

Sep 2025 – Present · 7 mos · Bengaluru · On-site

DFT

Chipedge

DFT Engineer

Mar 2025 – Aug 2025 · 5 mos · Bengaluru · On-site

  • Trained in DFT : Scan insertion, Scan Compression, ATPG using Synopsys Tetramax tools
Shell ScriptingTCLDFT

Education

Gudlavalleru Engineering College, Seshadri Rao Knowledge Village, Gudlavalleru, PIN-521356(CC-48)

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Aug 2019 – Dec 2022

AANM & VVRSR Polytechnic-Gudlavalleru

Diploma of Education — Electrical and Electronics Engineering

Jun 2016 – Apr 2019

Stackforce found 100+ more professionals with Dft

Explore similar profiles based on matching skills and experience

RM

Raghavendra M

DFT Engineer

at Sivaltech

Bengaluru, India13 yrs 9 mos exp
DFTJTAG
Ankit Dhama

Ankit Dhama

Sr.Silicon Design Engineer

at AMD

Bengaluru, India4 yrs 7 mos exp
DFT RTLScan Insertion
Nithin Raphal

Nithin Raphal

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 10 mos exp
Application-Specific Integrated Circuits (ASIC)System on a Chip (SoC)
Murali Krishna Korada

Murali Krishna Korada

IC Design Engineer 3

at Broadcom

Srikakulam, India6 yrs 9 mos exp
ATPGDFTSoC Design
Priya Ranjan Gupta

Priya Ranjan Gupta

Principal Member of Technical Staff

at AMD

Noida, India21 yrs 8 mos exp
SK

Srinivasu Korada

Digital IC Engineer

at Analog Devices

India3 yrs 3 mos exp
Boundary ScanDFT methodologies
APARNA MISHRA

APARNA MISHRA

Senior Lead Engineer

at Qualcomm

Delhi, India5 yrs 7 mos exp
RTL DesignPhysical Design
pavan kumar jangam

pavan kumar jangam

Sr Design Engineer

at AMD

Chennai, India6 yrs 5 mos exp
EngineeringDesign