Suvrat Mishra

Software Engineer

Haryana, India4 yrs 8 mos experience
Most Likely To Switch

Key Highlights

  • Expert in VLSI with extensive experience in physical design.
  • Proficient in Place & Route and Hardware Design.
  • Strong background in timing closure for complex systems.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in hardware design and physical implementation.

Contact

LinkedIn

Skills

Core Skills

Place & RouteHardware Design

Other Skills

VerilogSystemVerilogDigital ElectronicsC++UVMElectronicsFirmwareReal-Time Operating Systems (RTOS)Unified Power Format

About

I do VLSI. It's like chess with nets and cells — except the pieces ignore instructions, reroute themselves, and break timing just to test your patience. I code for weeks, run trials for days, debug for eternity… then discover a hidden tool switch that does it all in 5 seconds. It’s fine. This is the job.😃 reach out via mail at suvrat1998@gmail.com

Experience

4 yrs 8 mos
Total Experience
2 yrs 4 mos
Average Tenure
2 yrs 5 mos
Current Experience

Nvidia

2 roles

Senior Physical Design Engineer

Promoted

Mar 2026 – Present · 1 mo · Bengaluru, Karnataka, India

Physical Design Engineer

Nov 2023 – Mar 2026 · 2 yrs 4 mos · Bengaluru, Karnataka, India

  • Work on implementation of IO padlets for memories, GPIO and chip to chip communication. Ownership for PnR, PV, IR and STA
Place & RouteHardware Design

Qualcomm

2 roles

Engineer

Promoted

Oct 2022 – Nov 2023 · 1 yr 1 mo · Noida, Uttar Pradesh, India

  • Responsible for Sub system level timing signoff with multiple partitions and team of 3 engineers.

Associate Engineer

Aug 2021 – Nov 2022 · 1 yr 3 mos · Noida, Uttar Pradesh, India

  • Projects: 2
  • Timing closure of Cortex Core for Security sub-system
  • Timing closure of Video processing block

Education

National Institute of Technology Kurukshetra

BTech - Bachelor of Technology — Electronics and Communications Engineering

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with Place & Route & Hardware Design

Explore similar profiles based on matching skills and experience

Manjunatha K N

Manjunatha K N

Physical Design Engineer

at MediaTek

Bengaluru, India4 yrs exp
Physical DesignStatic Timing Analysis
Ajey Kulkarni

Ajey Kulkarni

Senior Staff Engineer

at Marvell India

Bengaluru, India9 yrs 8 mos exp
Static Timing AnalysisProject ManagementLow-power Design
vykuntam mahesh

vykuntam mahesh

Senior Member of Technical Staff

at AMD

Hyderabad, India15 yrs exp
Logic SynthesisVerilog
Richa Rathore

Richa Rathore

Sr Principal Application Engineer

at Cadence Design Systems

Noida, India19 yrs 9 mos exp
Engineering
Shashank Shekhar

Shashank Shekhar

Principal Design Engineer

at NXP Semiconductors

Noida, India11 yrs 4 mos exp
Physical Design
Atmiya Chauhan

Atmiya Chauhan

Applications Engineering, Sr 1

at Synopsys Inc

Bengaluru, India7 yrs 10 mos exp
Physical DesignStatic Timing Analysis
Meghana G

Meghana G

Associate Engineer

at Astrasilica Technologies Private Ltd

Bengaluru, India1 yr 11 mos exp
Nivedita Singh

Nivedita Singh

ASIC Physical Design Engineer

at Intel Corporation

Bengaluru, India7 yrs 9 mos exp
Physical DesignStatic Timing Analysis