Ajey Kulkarni

Software Engineer

Bengaluru, Karnataka, India9 yrs 8 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Senior Staff Engineer with extensive experience in Physical Design.
Expert in Static Timing Analysis and Low-power Design.
Proven track record in Project Management.

Stackforce AI infers this person is a Physical Design Engineer with expertise in Low-power and Timing Analysis in the semiconductor industry.

Contact

Skills

Core Skills

Static Timing AnalysisProject ManagementLow-power Design

Other Skills

TCLPrimetimePlace & Route

Experience

9 yrs 8 mos

Total Experience

2 yrs 1 mo

Average Tenure

3 yrs 8 mos

Current Experience

Marvell india

Senior Staff Engineer

Aug 2022 – Present · 3 yrs 8 mos · Bengaluru

TCLStatic Timing Analysis

Spicaworks

Senior Physical Design Engineer

Aug 2021 – Jul 2022 · 11 mos

Cisco

Consultant

Jul 2019 – Sep 2022 · 3 yrs 2 mos · cessna Business tech park

Consultant

Project Management

Intel corporation

Physical Design Engineer

Sep 2018 – Jun 2019 · 9 mos · Eco space

Consultant

Low-power Design

Amd

Physical Design Engineer

Mar 2018 – Aug 2018 · 5 mos · Bengaluru, Karnataka, India

Consultant

Wipro

Physical Design Engineer

Nov 2016 – Feb 2018 · 1 yr 3 mos · electronic city

Consultant

Low-power Design

Tsilicon

Physical Design Engineer

Aug 2016 – Jul 2021 · 4 yrs 11 mos · Bengaluru, Karnataka, India

Education

sdmcet

Bachelor of Engineering - BE

Jan 2012 – Jan 2016

Stackforce found 100+ more professionals with Static Timing Analysis & Project Management

Explore similar profiles based on matching skills and experience

Somya Dashora

Staff Engineer

at Qualcomm

Udaipur, India7 yrs 4 mos exp

CPU designVirtualizationSystem Verilog

Vikas Verma

Senior Staff Engineer

at MediaTek

Bengaluru, India13 yrs 5 mos exp

VLSISoCPhysical DesignTiming Closure

Venkatesh Aluvala

Silicon Design Engineer 2

at AMD

Hyderabad, India2 yrs 8 mos exp

Clock Tree SynthesisDesign Rule Checking (DRC)Place & Route

AMRITA PATIL

Senior Engineer

at Qualcomm

India3 yrs 11 mos exp

Digital IC designPhysical Design

Pradeep Mishra

Engineering Director

at Intel Corporation

Bengaluru, India30 yrs exp

VLSIMixed Signal

RAMBABU B

Project Manager

at Tech Mahindra

Bengaluru, India13 yrs 4 mos exp

Dimple Lalwani

ASIC Design Engineer

at Meta

Bengaluru, India18 yrs 5 mos exp

SoCASIC

vikas agrawal

Asic Engineer Emulation

at Meta

Bengaluru, India19 yrs 4 mos exp

ASICFunctional Verification