Preeti Chaudhary

Software Engineer

Bengaluru, Karnataka, India10 mos experience

Key Highlights

  • GATE Qualified with expertise in VLSI design.
  • Hands-on experience in Physical Design at Intel.
  • Strong foundation in CMOS technology and DRC.
Stackforce AI infers this person is a VLSI design engineer with a focus on physical design in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Physical DesignCmos TechnologyVlsi Design

Other Skills

Design Rule Checking (DRC)Unified Power Format (UPF)PnR flowExtractionsVclpFevLVLayout Versus Schematic (LVS)Conformal LECTCLFusion compilerStatic Timing AnalysisDigital DesignsApplication-Specific Integrated Circuits (ASIC)Verilog

Experience

10 mos
Total Experience
10 mos
Average Tenure
10 mos
Current Experience

Intel corporation

2 roles

Physical Design Engineer

Jun 2025 – Present · 10 mos · Bengaluru, Karnataka, India

CMOS technologyDesign Rule Checking (DRC)Physical Design

Graduate Technical Intern

Jul 2024 – Jun 2025 · 11 mos · Bengaluru, Karnataka, India

Unified Power Format (UPF)PnR flowPhysical DesignVLSI design

Education

Delhi Technological University (Formerly DCE)

M.tech — VLSI and Embedded system

CCS (Chaudhary Charan Singh)University

Bachelor of Technology - BTech — Electronics and communication

Jan 2018 – Jan 2021

Government Girls Polytechnic, Moradabad

diploma — Electronics Engineering

Aug 2015 – Jul 2017

Saint Mary's College High School

High School

Jan 2013 – Jan 2014

Stackforce found 100+ more professionals with Physical Design & Cmos Technology

Explore similar profiles based on matching skills and experience

Ankur Shukla

Ankur Shukla

Senior Staff Engineer

at Qualcomm

Noida, India12 yrs 9 mos exp
AA

Abhilash Anand

Intern

at Intel Corporation

New Delhi, India0 mo exp
Gutlapalli Swaroopa

Gutlapalli Swaroopa

SOC Design Verification Engineer

at Intel Corporation

India2 yrs 9 mos exp
SystemVerilogUniversal Verification Methodology (UVM)Embedded Systems
Deepanshu Vashishtha

Deepanshu Vashishtha

Design Verification Engineer

at AMD

New Delhi, India3 yrs 8 mos exp
Functional VerificationDesign Verification
Abhishek Chatterjee

Abhishek Chatterjee

Senior Engineer

at NVIDIA

Bengaluru, India12 yrs 8 mos exp
Functional VerificationUniversal Verification Methodology (UVM)
Srikanth Vaggu

Srikanth Vaggu

RTL Design Engineer

at MediaTek

Bengaluru, India5 yrs 3 mos exp
RTL DesignProject ManagementSynthesisStatic Timing Analysis
RS

Rajesh S.

Verification Engineer

at Youzentech Technologies

Bangalore Urban, India14 yrs 4 mos exp
Digital ElectronicsVerification
Harini SR

Harini SR

Staff DFT Engineer

at MediaTek

Bengaluru, India7 yrs 4 mos exp
DESIGN FOR TESTVLSI