Akhil Santhosh

Software Engineer

Hyderabad, Telangana, India3 yrs 5 mos experience

Key Highlights

  • Experienced in Physical Design and Verification.
  • Proficient in Static Timing Analysis and Power Integrity.
  • Strong background in DRC and LVS methodologies.
Stackforce AI infers this person is a Physical Design Engineer with expertise in semiconductor design and verification.

Contact

LinkedIn

Skills

Core Skills

Physical VerificationStatic Timing Analysis

Other Skills

Physical DesignSTAPVDRCDesign Rule Checking (DRC)LVSLayout Versus Schematic (LVS)CLPPIPower IntegrityCTSFloorplanningECOSignoffInnovus

Experience

3 yrs 5 mos
Total Experience
1 yr 6 mos
Average Tenure
3 mos
Current Experience

Mirafra technologies

Senior Physical Design Engineer

Jan 2026 – Present · 3 mos · Bengaluru, Karnataka, India · On-site

Xeliumtech solutions

Physical Design Engineer

Feb 2025 – Jan 2026 · 11 mos · Bengaluru, Karnataka, India · On-site

Physical VerificationStatic Timing Analysis

Teamlease services limited

Physical Design Engineer

Nov 2022 – Feb 2025 · 2 yrs 3 mos · Bengaluru, Karnataka, India

Education

JNTUH College of Engineering Hyderabad

JNTUH College of Engineering Hyderabad

Indur institute of engneering and technology

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2018 – Jan 2021

Stackforce found 100+ more professionals with Physical Verification & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Sumanth Babu Lavanuru

Sumanth Babu Lavanuru

Physical Design Engineer

at Intel Corporation

Bengaluru, India7 yrs 9 mos exp
Physical DesignTiming Closure
Shobha Rani

Shobha Rani

Principal Member of Technical Staff

at AMD

Bengaluru, India23 yrs exp
Lalith Pathange K

Lalith Pathange K

Physical Design Engineer

at MediaTek

Bengaluru, India0 mo exp
Physical DesignCMOS
Ishu Shukla

Ishu Shukla

Senior Physical Design Engineer

at eInfochips (An Arrow Company)

Noida, India5 yrs 3 mos exp
Nikita Singh

Nikita Singh

Physical Design Engineer

at Samsung India

Karnataka, India10 yrs 10 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Manoz T

Manoz T

SoC Design Engineer

at Intel Corporation

Bengaluru, India20 yrs 2 mos exp
Shishunag M

Shishunag M

Staff Engineer

at MediaTek

Bengaluru, India9 yrs exp
Physical DesignPower IntegrityRTL2GDSII
AG

ANKITA GHOSH

Physical Design Engineer

at Intel

Bengaluru, India11 yrs 5 mos exp
Physical DesignFull Chip Design Planning and PnR