Mayur Mohd

DevOps Engineer

Noida, Uttar Pradesh, India7 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in GPU verification with extensive protocol knowledge.
  • Developed NVMe VIP at Truechip Solutions.
  • Strong foundation in VLSI Design and Embedded Systems.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in GPU and protocol verification.

Contact

Skills

Core Skills

Universal Verification Methodology (uvm)System Verilog

Other Skills

Digital DesignsDigital LogicFunctional VerificationVery-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)VerilogPERLTcl-TkClock Tree SynthesisCadence VirtuosoPhysical DesignELDOOPUSPNREDA

About

As a verification Engineer at Qualcomm, I specialize in GPU verification, applying my strong background in Verilog, SystemVerilog, and UVM. I have extensive knowledge in various protocols such as DDR PHY (DFI), NVMe, CXL, and PCIe, which I use to ensure the quality and performance of the products. I have worked for industry-leading companies such as Synopsys and Truechip Solution, where I developed NVMe VIP and contributed to the verification of complex designs. I hold an MTech in VLSI Design and Embedded Systems from Delhi Technological University, which has provided me with a solid foundation in the field. I am motivated by the challenges and opportunities that come with working on cutting-edge technologies and solutions.

Experience

7 yrs 3 mos
Total Experience
1 yr 9 mos
Average Tenure
3 yrs 11 mos
Current Experience

Qualcomm

2 roles

Senior Lead Engineer

Nov 2024Present · 1 yr 5 mos · Noida, Uttar Pradesh, India · Hybrid

Senior Engineer

May 2022Nov 2024 · 2 yrs 6 mos · Noida, Uttar Pradesh, India · Hybrid

Synopsys inc

R&D Engineer II

Jan 2021May 2022 · 1 yr 4 mos · Delhi, India · Remote

Truechip solutions

2 roles

Design Verification Engineer

May 2019Jan 2021 · 1 yr 8 mos

  • Developed NVMe VIP.
System verilogUniversal Verification Methodology (UVM)

Design Verification Engineer

May 2019Jan 2021 · 1 yr 8 mos

Stmicroelectronics

Intern

Jan 2019May 2019 · 4 mos · Noida Area, India

Education

Delhi College of Engineering

Master of Technology - MTech — VLSI DESIGN AND EMBEDDED SYSTEM

Jan 2017Jan 2019

Holy ganges public school, haridwar

12 — Science

Jan 2006Jan 2012

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & System Verilog

Explore similar profiles based on matching skills and experience