Neha Philip

Software Engineer

Bengaluru, Karnataka, India1 yr 8 mos experience
Most Likely To Switch

Key Highlights

  • Expert in Static Timing Analysis and Synthesis.
  • Hands-on experience in ASIC physical design solutions.
  • Proven problem-solving skills in complex design scenarios.
Stackforce AI infers this person is a Semiconductor Engineering specialist with a focus on ASIC design and physical design methodologies.

Contact

Skills

Core Skills

Static Timing AnalysisSynthesisPhysical Design

Other Skills

VerilogPNRFloorplanpower planPlace & RouteFloor PlansDesign Rule Checking (DRC)Layout Versus Schematic (LVS)ICCFloorplanningSystem on a Chip (SoC)Logic DesignLinuxTCLHardware Engineering

About

Detail-oriented and results-driven ASIC Design Engineer with hands-on experience in implementing end-to-end physical design solutions. Adept at leveraging Synopsys tools to optimize floor plans, power management, placement, routing, and timing analysis. Demonstrated ability to resolve complex design rule checks and enhance design accuracy and efficiency. Proven track record of contributing to successful project outcomes through meticulous problem-solving and innovative solutions. Passionate about advancing semiconductor technology and continuously improving design processes.

Experience

1 yr 8 mos
Total Experience
10 mos
Average Tenure
1 yr 2 mos
Current Experience

Mediatek

Synthesis/STA Engineer

Mar 2025Present · 1 yr 2 mos · Bengaluru, Karnataka, India

SynthesisStatic Timing Analysis

Rv skills design centre

Physical Design Trainee

Mar 2024Sep 2024 · 6 mos · Bengaluru, Karnataka, India

VerilogStatic Timing AnalysisPhysical Design

Education

Mar Athanasius College of Engineerng (MACE)

Bachelor of Technology - BTech

Jan 2019Jan 2023

Stackforce found 100+ more professionals with Static Timing Analysis & Synthesis

Explore similar profiles based on matching skills and experience