Kranthi kiran

Software Engineer

Hyderabad, Telangana, India3 yrs 1 mo experience
Highly Stable

Key Highlights

  • Experienced in System on a Chip (SoC) design verification.
  • Proficient in multiple programming languages including C and Python.
  • Strong background in test planning and debugging.
Stackforce AI infers this person is a Design Verification Engineer in the Semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

System On A Chip (soc)Test Planning

Other Skills

C (Programming Language)PERLCPPVerilogUVMPerforceAXIInterpersonal CommunicationDebuggingCommunicationProblem SolvingProject ManagementPython (Programming Language)

Experience

3 yrs 1 mo
Total Experience
3 yrs 1 mo
Average Tenure
3 yrs 1 mo
Current Experience

Amd

Design Verification Engineer

Apr 2023 – Present · 3 yrs 1 mo · Hyderabad, Telangana, India · On-site

C (Programming Language)PERLCPPSystem on a Chip (SoC)Test Planning

Amd veda iit

Trainee

Sep 2022 – Mar 2023 · 6 mos · Guntur, Andhra Pradesh, India · On-site

VerilogUVM

Education

Andhra Loyola Institute of Engineering & Technology, Polytechnic Post Office, Loyola Campus,Vijayawada, PIN-520008. (CC-HP)

Bachelor of Technology - BTech

Jan 2018 – Jan 2022

APRJC Nagarjuna Sagar

Intermediate — MPC

Jun 2016 – May 2018

VEDA IIT

Verzeo

Intern — IOT

Stackforce found 100+ more professionals with System On A Chip (soc) & Test Planning

Explore similar profiles based on matching skills and experience

Bala Shiva Vishwanatham

Bala Shiva Vishwanatham

ASIC Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
Physical DesignVery-Large-Scale Integration (VLSI)
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 8 mos exp
Krishnendhu u.n

Krishnendhu u.n

Senior Design Engineer

at Cerium Systems

Bengaluru, India10 yrs 4 mos exp
FPGARTL Design
MS

Manikandan Subramanian

Principal Engineer

at NVIDIA

Bengaluru, India19 yrs 4 mos exp
Shikha Shrivastava

Shikha Shrivastava

SoC Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 10 mos exp
Automatic Test Pattern Generation (ATPG)Scan Insertion
Amandeep Singh

Amandeep Singh

Accumulated Expertise

at Career-Wide Experience

Roorkee, India0 mo exp
Shubhankar Das

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 2 mos exp
Devank Aeron

Devank Aeron

Design Verification Trainee

at Silicon Patterns

West Delhi, India3 yrs 11 mos exp
Functional VerificationVerification and Validation (V&V)