Ramana Kunduru

Software Engineer

Bengaluru, Karnataka, India0 mo experience

Key Highlights

  • Expert in Physical Design Engineering.
  • Proficient in Timing Closure and Clock Tree Synthesis.
  • Experienced in low-power design methodologies.
Stackforce AI infers this person is a Physical Design Engineer with expertise in semiconductor design.

Contact

LinkedIn

Skills

Core Skills

Physical DesignTiming Closure

Other Skills

TCLClock Tree SynthesisCustom Power PridLow-power DesignSpecial Signals PreRoutingSRAM GenrationBUMPS CreationCustom Clock BuildingTimingEco methodologiesMacro placementformalityDesign Rule Checking (DRC)IpcrCaliber

Experience

0 mo
Total Experience
--
Average Tenure
--
Current Experience

Amd

Physical Design Engineer

Apr 2024 – Present · 2 yrs 1 mo · Banglore · On-site

TCLClock Tree SynthesisPhysical DesignTiming Closure

Soctronics

Physical Design Engineer

Apr 2021 – Apr 2024 · 3 yrs · Hyderabad, Telangana, India · On-site

TCLClock Tree SynthesisPhysical DesignTiming Closure

Stackforce found 100+ more professionals with Physical Design & Timing Closure

Explore similar profiles based on matching skills and experience

Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 3 mos exp
Static Timing AnalysisLogic Synthesis
MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 11 mos exp
Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 11 mos exp
Arun Koithyar

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 4 mos exp
Varun Aggarwal

Varun Aggarwal

Senior Engineering Manager

at NVIDIA

Bengaluru, India16 yrs 3 mos exp
SoCVLSI
Manuj Verma

Manuj Verma

Senior Software Engineering Manager

at Cadence Design Systems

India24 yrs 11 mos exp
Saurabh Gupta

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 6 mos exp
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp