Amar Biswas

Software Engineer

Cooch Behar, West Bengal, India2 yrs 8 mos experience

Most Likely To Switch

Key Highlights

Achieved AIR 339 in GATE 2023
Pursuing M.Tech in Microelectronics from BITS-Goa
Experienced in DFT methodologies at MediaTek

Stackforce AI infers this person is a DFT Engineer with expertise in semiconductor testing and verification.

Contact

Skills

Core Skills

Automatic Test Pattern Generation (atpg)Fault Analysis

Other Skills

Scan InsertionDRC checkLECATPGpattern simulationpattern portingsoc simulationRam sequential ATPGCell Aware AtpgTST simSystemVerilogUVMCadence VirtuosoVerilog

About

GATE IN AIR 339

Experience

2 yrs 8 mos

Total Experience

1 yr 9 mos

Average Tenure

2 yrs 8 mos

Current Experience

Mediatek

2 roles

Senior DFT Engineer

Jul 2025 – Present · 9 mos

Scan Insertion , DRC check , LEC , ATPG at core level , pattern simulation , pattern porting , soc simulation , Ram sequential ATPG , Cell Aware Atpg , TST sim

Scan InsertionDRC checkLECATPGpattern simulationpattern porting+6

GPU DFT Intern

Jan 2025 – Jul 2025 · 6 mos

Automatic Test Pattern Generation (ATPG)Fault Analysis

Birla institute of technology and science, pilani - goa campus

Graduate Teaching Assistant

Aug 2023 – Present · 2 yrs 8 mos · Goa, India · On-site

Digital Design Laboratory

Education

Birla Institute of Technology and Science, Pilani - Goa Campus

Master of Engineering - MEng — Microelectronics

Aug 2023 – Jun 2025

Dr. B.C. Roy Engineering College

Bachelor of Technology - BTech

Aug 2017 – Jun 2021

Cooch Behar College

B.SC HONS — Mathematics

Jul 2016 – Dec 2016

Dinhata College

B.SC HONS — Mathematics

Aug 2015 – Mar 2016

Baneswar Khabsa High School

10th & 12th

May 2007 – May 2015

Sidheswari Harimandir Primary School

Class 1 to Class 4

Jan 2003 – Mar 2007

Stackforce found 84 more professionals with Automatic Test Pattern Generation (atpg) & Fault Analysis

Explore similar profiles based on matching skills and experience

Khushali Dudhagara

Staff DFT engineer

at MediaTek

Bengaluru, India10 yrs 5 mos exp

Vishwa Patel

DFT Engineer

at MediaTek

Bengaluru, India5 yrs 2 mos exp

DFTUniversal Verification Methodology (UVM)

Ram Bahakar

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 9 mos exp

DFTStatic Timing Analysis

Sujay Jain

Senior DFT Engineer

at MediaTek

Bengaluru, India3 yrs 7 mos exp

DFTApplication-Specific Integrated Circuits (ASIC)

LAKSHAY MADAAN

Engineer

at Qualcomm

Uttarakhand, India7 yrs exp

ElectronicsField-Programmable Gate Arrays (FPGA)

Jhansi Nallapati

SMTS -- Silicon design engineer

at AMD

Hyderabad, India13 yrs 7 mos exp

DFT architecture planningSilicon Validation

Nithin Raphal

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 10 mos exp

Application-Specific Integrated Circuits (ASIC)System on a Chip (SoC)

Adithya Pissay

Senior Engineer

at MediaTek

Bengaluru, India3 yrs 7 mos exp

DFTDFT RTL insertion