vijay sharma

CTO

Bengaluru, Karnataka, India15 yrs experience

Most Likely To SwitchHighly Stable

Key Highlights

Expertise in VLSI and Analog design.
Leadership role in semiconductor industry.
Proficient in Cadence tools for layout design.

Stackforce AI infers this person is a semiconductor design expert with extensive experience in VLSI and analog layout engineering.

Contact

Skills

Other Skills

VLSICadence VirtuosoCadenceDRCAnalogLVSMixed SignalASIC

Experience

15 yrs

Total Experience

2 yrs 3 mos

Average Tenure

7 yrs 11 mos

Current Experience

Samsung semiconductor

Associate Technical Director

Mar 2025 – Present · 1 yr 1 mo · Bengaluru, Karnataka, India

Samsung r&d institute india - bangalore private limited

Senior Staff Engineer

May 2018 – Present · 7 yrs 11 mos · Bengaluru, Karnataka, India

Aricent techologies

Analog Layout Lead engineer

Jul 2017 – May 2018 · 10 mos · Bengaluru, Karnataka, India

Sankalp semiconductor pvt ltd

senior analog layout design engineer

Jan 2016 – Jun 2017 · 1 yr 5 mos · Bengaluru, Karnataka, India

Atmel corporation

Analog layout Design Engineer

Sep 2014 – Oct 2015 · 1 yr 1 mo · Chennai Area, India

Smartplay technologies

Engineer

Aug 2012 – Aug 2014 · 2 yrs · Bangalore

Custom layout

Sasken,pune

Analog layout design engineer

Oct 2010 – Jul 2012 · 1 yr 9 mos

Custom layout design

Department of electronic science,university of pune

Project engineer

Aug 2010 – Sep 2010 · 1 mo

Education

Dpt of Electronic Science,Uop

master — Electronics

Jan 2008 – Jan 2010

Maharaja Agrasen college

B.SC(H) — Electronics

Jan 2005 – Jan 2008

Stackforce found 100+ more professionals with VLSI & Cadence Virtuoso

Explore similar profiles based on matching skills and experience

Sanjay CH

Senior Lead Engineer

at Qualcomm

Bengaluru, India8 yrs 11 mos exp

VHDLFPGA prototyping

Shubham Giradkar

Senior Analog layout Design lead

at Intel Corporation

Bengaluru, India11 yrs 3 mos exp

Analog layoutSemiconductors

Prathamesh Chodankar

Staff Engineer

at Qualcomm

Bengaluru, India10 yrs 10 mos exp

Low-power DesignSystem on a Chip (SoC)

Suraj Mahato

Assistant Manager - Tech & Product Recruitment

at Teleport

India9 yrs 3 mos exp

Ranjith das

Principal Application Engineer

at Cadence System Design and Analysis

Bengaluru, India11 yrs 7 mos exp

Static Timing AnalysisPower Analysis

Aheli Aich

Physical Design Engineer

at Intel Corporation

Bengaluru, India6 yrs 5 mos exp

Physical DesignCadence

Varun Tej

Senior ASIC Design Engineer

at NVIDIA

Bengaluru, India7 yrs 8 mos exp

Manoj Mohan

Engineer

at MediaTek

Bengaluru, India12 yrs 2 mos exp

ASIC DesignFloating Point DesignPhysical DesignTiming AnalysisSoftware Development