Hiranmayee Rayavarapu

Product Engineer

Andhra Pradesh, India6 yrs 10 mos experience

Most Likely To Switch

Key Highlights

Experienced in silicon design and verification.
Proficient in multiple programming and scripting languages.
Strong background in architecture and technology.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in verification methodologies.

Contact

Skills

Other Skills

system veriloguniversal verification methodologyperlShell ScriptingC++C (Programming Language)

Experience

6 yrs 10 mos

Total Experience

1 yr 8 mos

Average Tenure

1 yr 10 mos

Current Experience

Amd

Sr Silicon Design Engineer

Jun 2024 – Present · 1 yr 10 mos · Bengaluru, Karnataka, India

Arm

Engineer

Sep 2022 – May 2024 · 1 yr 8 mos · Banglore

Architecture and Technology Group

Soctronics

3 roles

engineer 2

Mar 2022 – Oct 2022 · 7 mos

Working as Contractor to AMD as Soc Verification Engineer.

Engineer1

Apr 2021 – Mar 2022 · 11 mos

Engineer trainee

Nov 2019 – Apr 2021 · 1 yr 5 mos

Vedaiit

LD training

May 2019 – Nov 2019 · 6 mos

Completed 6 month training in Logical design. As a part of training i learned Verilog, System verilog, UVM, CPP and scripting (perl, TCL, shell) languages.

Hpcl-hindustan petroleum corp limited

Internship Program

Apr 2018 – Jun 2018 · 2 mos · Visakhapatnam, Andhra Pradesh, India

Education

Vasireddy Venkatadri Institute of Technology, Guntur

BTech - Bachelor of Technology

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with system verilog & universal verification methodology

Explore similar profiles based on matching skills and experience

Kishore kumar

Member of Technical Staff

at AMD

India8 yrs 7 mos exp

Sumit Kumar

Senior Engineering Manager

at Analog Devices

Bengaluru, India14 yrs 8 mos exp

ASICEngineering ManagementFunctional VerificationSoC

Akhil P

ASIC Design Engineer

at Meta

Bengaluru, India7 yrs 2 mos exp

Arunkumar Thanaprakasam

Senior Staff Engineer

at MediaTek

Bengaluru, India12 yrs exp

InfraIP Verification

Dhaval Sanepara

Senior Design Verification Engineer

at Microsoft

Bengaluru, India8 yrs 9 mos exp

Santhan Juvvalapalem

Senior Consultant Physical Design

at MediaTek

Bengaluru, India9 yrs 10 mos exp

Physical DesignVLSI Design

Neeraj Kothari

ASIC Design Verification Engineer

at NVIDIA

Bengaluru, India10 yrs 7 mos exp

Functional VerificationDesign Verification Testing

Adarsh Tomar

GPU Design Verification Engineer

at Intel Corporation

Vidisha, India3 yrs 7 mos exp

Digital Circuit DesignSemiconductorsVerification and Validation (V&V)