Adarsh Tomar

Software Engineer

Vidisha, Madhya Pradesh, India3 yrs 7 mos experience
Highly Stable

Key Highlights

  • Expert in Digital Circuit Design and Semiconductors.
  • Proven experience in GPU verification and validation.
  • Strong academic background from IIT Kanpur and NIT Bhopal.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in GPU technologies.

Contact

LinkedIn

Skills

Core Skills

Digital Circuit DesignSemiconductorsVerification And Validation (v&v)

Other Skills

system verilogProblem SolvingLogic DesignCircuitAnalogDebuggingEngineeringdigital VLSIUniversal Verification Methodology (UVM)Analog CircuitsC (Programming Language)VerilogMATLABElectrical EngineeringPerl

Experience

3 yrs 7 mos
Total Experience
3 yrs 7 mos
Average Tenure
3 yrs 7 mos
Current Experience

Intel corporation

3 roles

GPU Design Verification Engineer

Nov 2023 – Present · 2 yrs 5 mos

Digital Circuit DesignSemiconductors

Graphics Hardware Engineer

Feb 2023 – Present · 3 yrs 2 mos

  • Verification and Validation of 3D GPU IP/Clusters

Graphics Hardware Engineer

Aug 2022 – Jan 2023 · 5 mos

Education

Indian Institute of Technology, Kanpur

Master of Technology - MTech — Electrical Engineering

Jan 2020 – Jan 2022

Maulana Azad National Institute of Technology

Bachelor of Technology — Electrical Engineering

Jan 2016 – Jan 2020

Mansarovar Academy vidisha

Higher secondary

Jan 2014 – Jan 2015

Stackforce found 100+ more professionals with Digital Circuit Design & Semiconductors

Explore similar profiles based on matching skills and experience

RJ

Rucha Joshi

SoC Design Engineer

at Intel Corporation

Bengaluru, India7 yrs 5 mos exp
System on a Chip (SoC)RTL Design
Aswini Varanasi

Aswini Varanasi

Design Verification Engineer

at MediaTek

Bengaluru, India6 yrs 6 mos exp
Functional VerificationUniversal Verification Methodology (UVM)
Abhinav Loka

Abhinav Loka

Senior Design Verification Engineer

at Imagination Technologies

Armoor, India3 yrs 8 mos exp
Functional VerificationRTL Design
Akhil Mathew

Akhil Mathew

Senior Engineer

at Qualcomm

Cambridge, United Kingdom5 yrs 3 mos exp
Web ApplicationsAutomationData AnalysisCustomer Service
Robin Singh Som

Robin Singh Som

Senior Silicon Design Engineer

at AMD

Bangalore Urban, India2 yrs 9 mos exp
DebuggingArchitectureRTL Validation
Mahima Bhatnagar

Mahima Bhatnagar

Product Validation Engineer II

at Cadence

Bengaluru, India5 yrs 5 mos exp
Universal Verification Methodology (UVM)Pre-Silicon ValidationTest Case Development
DEEPU JOSE

DEEPU JOSE

Principal Physical Design Engineer

at Allegro MicroSystems

Edinburgh, United Kingdom12 yrs 9 mos exp
ARCHIT KATIYAR

ARCHIT KATIYAR

Senior ASIC Digital Design Engineer

at Synopsys Inc

Bengaluru, India6 yrs 8 mos exp
RTL DesignPCIeSystem VerilogXilinx Vivado