A

Aravind Chowdary Vadlamudi

Software Engineer

Guntur, Andhra Pradesh, India2 yrs 1 mo experience
Most Likely To Switch

Key Highlights

  • Expertise in Physical Design and Low-power Design.
  • Proficient in various EDA tools and methodologies.
  • Strong analytical and problem-solving skills.
Stackforce AI infers this person is a Physical Design Engineer with expertise in VLSI and semiconductor industries.

Contact

LinkedIn

Skills

Other Skills

PNRStandard CellFloor PlansUnified Power Format (UPF)Low-power DesignPossess strong analyticalP&RGlobal Distribution Systems (GDS)ElectromigrationSystem on a Chip (SoC)OptimizationPower OptimizationLayout Versus Schematic (LVS)Product DesignPhysical Verification

Experience

2 yrs 1 mo
Total Experience
2 yrs
Average Tenure
2 yrs 1 mo
Current Experience

Qualcomm

PD Engineer

May 2024 – Present · 2 yrs · Bengaluru, Karnataka, India

Mirafra technologies

Physical Design Engineer

Apr 2024 – Present · 2 yrs 1 mo · Bengaluru, Karnataka, India

Education

Anil Neerukonda Institute Of Technology & Sciences

Jan 2019 – Jan 2023

Stackforce found 100+ more professionals with PNR & Standard Cell

Explore similar profiles based on matching skills and experience

Ganesh Wadikar

Ganesh Wadikar

Hardware Developer

at IBM

Bengaluru, India5 yrs 10 mos exp
Physical DesignStatic Timing Analysis
Tanay M.

Tanay M.

Physical Design Engineering Manager

at Intel Corporation

Bengaluru, India11 yrs 1 mo exp
Physical DesignSoC Design
EB

Enibera Abhilash Benjimen

Digital Design Engineer

at Intel Corporation

Bengaluru, India11 yrs 3 mos exp
Physical DesignDigital IC Design
RR

Raghav R

ASIC Digital Design, R&D, Sr. Staff Engineer

at Synopsys Inc

Bengaluru, India11 yrs 9 mos exp
Place & RoutePhysical SynthesisPlace and RouteSignoff
RS

Ratnesh Samaiya

Staff Engineer

at Qualcomm

Bengaluru, India11 yrs 9 mos exp
Physical DesignStatic Timing AnalysisPower OptimizationClock tree distribution
Abhishek Chakraborty

Abhishek Chakraborty

Director, Physical Design

at Astera Labs

Bengaluru, India24 yrs 7 mos exp
Physical DesignSoCIP Design
PB

Pallavi Bhaiya

Education Specialist

at Self-employed

Jalgaon, India26 yrs 1 mo exp
Educational Consulting
Gaurav Kaushik

Gaurav Kaushik

Principal Member Of Technical Staff

at AMD

Bengaluru, India19 yrs 6 mos exp
Static Timing AnalysisSoC DesignSoC DevelopmentTiming ManagementLibrary Characterization