Raghav R

Product Manager

Bengaluru, Karnataka, India11 yrs 9 mos experience

Highly Stable

Key Highlights

Expert in Physical Design and Layout Engineering.
Proficient in Place & Route and Physical Synthesis methodologies.
Extensive experience in VLSI design across leading tech companies.

Stackforce AI infers this person is a VLSI Design Engineer with expertise in Physical Design for semiconductor industries.

Contact

Skills

Core Skills

Place & RoutePhysical SynthesisPlace And RouteSignoff

Other Skills

PNRSTAEM IRPVLECECOstandard cell layoutsmemory layoutsVLSIVHDLPerlLinuxElectronicsLayoutC

About

physical design engineer

Experience

11 yrs 9 mos

Total Experience

2 yrs 4 mos

Average Tenure

Current Experience

Synopsys inc

ASIC Digital Design, R&D, Sr. Staff Engineer

Jul 2023 – Jul 2025 · 2 yrs · Bengaluru, Karnataka, India · Hybrid

PNRSTAEM IRPVPlace & RouteLEC+1

Intel corporation

SoC Design Engineer

Aug 2018 – Jul 2023 · 4 yrs 11 mos · Bengaluru, Karnataka, India · On-site

PNRSTAEM IRECOPVPlace & Route+2

Qualcomm

Senior Physical Design Engineer

Mar 2016 – Aug 2018 · 2 yrs 5 mos · Bengaluru, Karnataka, India

PNRSTAEM IRECOPVPlace & Route+2

Blackpepper technologies pvt ltd

Design Enginner-PD

Oct 2015 – Jan 2016 · 3 mos · Bengaluru, Karnataka, India · On-site

PNRSTAEM IRECOPVPlace & Route+2

Mediatek

Full Custom Layout And Physical Design Engineer

Jan 2015 – Mar 2016 · 1 yr 2 mos · Bangalore Urban, Karnataka, India · On-site

standard cell layoutsmemory layoutsPNRPlace and RouteSignoffPV

Dxcorr design inc

Layout Design Engineer

Aug 2013 – Oct 2015 · 2 yrs 2 mos · Bengaluru, Karnataka, India · On-site

Education

V T U , Karnataka

Bachelor of Engineering (B.E.)

VISVESWARAYA TECHNOLOGICAL UNIVERSITY

Master of Technology (M.Tech.)

DEPARTMENT OF TECHNICAL EDUCATION , BANGALORE

DIPLOMA

HEMAVATHI HIGH SCHOOL

HIGH SCHOOL — KANNADA

Stackforce found 100+ more professionals with Place & Route & Physical Synthesis

Explore similar profiles based on matching skills and experience

Hrishikesh Kulkarni

Senior Lead Engineer

at Qualcomm

Noida, India6 yrs 6 mos exp

Physical DesignStatic Timing Analysis

Pooja Arora

Lead Design Engineer -Sr

at Qualcomm

Noida, India7 yrs 9 mos exp

Physical DesignStatic Timing Analysis

sai chandu gali

R&D IC Design Engineer

at Broadcom

Bengaluru, India7 yrs 10 mos exp

Physical DesignLow-power Design

Shankar Krishnamoorthy

Chief Product Development Officer

at Synopsys Inc

Saratoga, United States34 yrs 1 mo exp

Product DevelopmentElectronic Design AutomationSoftware Line ManagementDesign and Verification SoftwareCustomer-Centric Innovation

jagadeesh kolisetti

Staff Engineer

at MediaTek

Bengaluru, India7 yrs exp

Static Timing AnalysisPhysical Design

kanav gupta

Quantitative Trader

at Pace Stock Broking Services Pvt. Ltd.

Gurugram, India13 yrs 4 mos exp

Algorithm designChip designGame theory applicationsHarmonic analysisPhysical design

Gnana Kanagaratnam

Executive Director, Product Management

at Synopsys Inc

Portland, United States25 yrs 10 mos exp

Physical VerificationSales EngineeringLow-power DesignPhysical DesignEDA

Gaurav Kaushik

Principal Member Of Technical Staff

at AMD

Bengaluru, India19 yrs 6 mos exp

Static Timing AnalysisSoC DesignSoC DevelopmentTiming ManagementLibrary Characterization