Sandeep Motebennur

Engineering Manager

Bengaluru, Karnataka, India25 yrs 2 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in RTL design and SOC development.
  • Proven leadership as Engineering Manager at Intel.
  • Strong background in verification and validation processes.
Stackforce AI infers this person is a seasoned professional in semiconductor design and engineering management.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignSoc Design

Other Skills

VerificationSynthesisSTAintegrationDDR controller designvalidationManagementEngineeringDesignRTL CodingverificationIntegration

Experience

25 yrs 2 mos
Total Experience
6 yrs 4 mos
Average Tenure
9 yrs 9 mos
Current Experience

Intel corporation

Engineering Manger

Aug 2016 – Present · 9 yrs 8 mos · Bangalore Urban, Karnataka, India

RTL designVerificationSynthesisSTASOC designverification+8

Marvell semiconductor

Senior Staff Engineer

Jan 2007 – Aug 2016 · 9 yrs 7 mos · Bangalore Urban, Karnataka, India

Tes-pv (earlier purple vision)

Senior design engineer

Apr 2004 – Apr 2007 · 3 yrs · Bangalore

N.k.electronics

Design Engineer

Mar 2001 – Apr 2004 · 3 yrs 1 mo · Mumbai

Education

SDM college Dharwad

BE — Electronics and Communication

Jan 1995 – Jan 1999

Stackforce found 100+ more professionals with Rtl Design & Soc Design

Explore similar profiles based on matching skills and experience

Juned Rahi

Juned Rahi

ASIC RTL Design Engineer

at Google

Bengaluru, India10 yrs 3 mos exp
ASIC DesignDebug StrategiesSoC DesignPost Silicon Debug
PV

Pothireddy Vishnu Vardhan Reddy

SoC Design verification Engineer

at Arm

Bengaluru, India14 yrs 7 mos exp
ASICFunctional Verification
Rituparna Mandal

Rituparna Mandal

NA

at Self-employed

Bengaluru, India29 yrs 4 mos exp
Project ManagementSoCManagementIP Design
Mithun Srinivasan S

Mithun Srinivasan S

Design Verification Engineer

at MediaTek

Bengaluru, India2 yrs 10 mos exp
RTL VerificationVerification and Validation (V&V)
RS

Rakshe Swetha

Staff Engineer

at Synopsys Inc

Bengaluru, India5 yrs 5 mos exp
Digital Circuit DesignFunctional VerificationPCIeVery-Large-Scale Integration (VLSI)
Khitish Behera

Khitish Behera

Senior Staff Engineer

at Qualcomm

Bengaluru, India17 yrs 7 mos exp
Digital Signal ProcessingFPGA DesignSystem DesignModem DevelopmentSignal Processing
Anand Shanmugam S

Anand Shanmugam S

Manager - Hardware - Power Architecture & ASIC

at NVIDIA

Bengaluru, India14 yrs 9 mos exp
LowPower ArchitectureManagementVerificationProject ManagementRTL Design
VS

Vivek Shrivastva

Staff Engineer

at Qualcomm

Noida, India10 yrs 6 mos exp
Physical DesignClock Tree SynthesisComputer Architecture