Shubham Shukla

Product Engineer

Bengaluru, Karnataka, India3 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expertise in cutting-edge semiconductor technology.
  • Hands-on experience in physical design and verification.
  • Strong problem-solving mindset throughout design cycles.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Physical Design and Verification.

Contact

LinkedIn

Skills

Core Skills

Physical DesignTiming Closure

Other Skills

EngineeringC (Programming Language)EnglishCommunicationPresentations

About

I’ve worked extensively on ISP and SoC blocks at 4nm, 3nm, and am currently contributing to cutting-edge 2nm technology. From floorplanning and place & route to timing closure , physical verification ,EM-IR analysis and fixes, I bring hands-on experience and a problem-solving mindset to every stage of the design cycle.

Experience

3 yrs 9 mos
Total Experience
3 yrs 1 mo
Average Tenure
8 mos
Current Experience

Nvidia

Senior Physical Design Engineer

Sep 2025 – Present · 8 mos · Bengaluru, Karnataka, India

Physical DesignTiming Closure

Mediatek

2 roles

Physical Design Engineer

Jul 2022 – Aug 2025 · 3 yrs 1 mo · Bangalore

Physical DesignTiming Closure

Physical Design Engineer

Jan 2022 – Jun 2022 · 5 mos · Bangalore

Physical DesignTiming Closure

Education

Birla Institute of Technology and Science, Pilani - Goa Campus

Master of Engineering - ME — Embedded Systems

Jan 2020 – Jan 2022

Mahatma Jyotiba Phule Rohilkhand University

Bachelor of Technology - BTech — Electronics and Communication Engineering

Jan 2016 – Jan 2020

Stackforce found 100+ more professionals with Physical Design & Timing Closure

Explore similar profiles based on matching skills and experience

Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 3 mos exp
Static Timing AnalysisLogic Synthesis
MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 10 mos exp
Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 10 mos exp
Arun Koithyar

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 3 mos exp
Varun Aggarwal

Varun Aggarwal

Senior Engineering Manager

at NVIDIA

Bengaluru, India16 yrs 2 mos exp
SoCVLSI
Manuj Verma

Manuj Verma

Senior Software Engineering Manager

at Cadence Design Systems

India24 yrs 10 mos exp
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
Saurabh Gupta

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 5 mos exp