Anuj Walia

Software Engineer

Bengaluru, Karnataka, India7 yrs 11 mos experience

Highly Stable

Key Highlights

Expert in System on a Chip (SoC) design and validation.
Strong background in integrating third-party IPs.
Proficient in Chi and CXL protocols.

Stackforce AI infers this person is a semiconductor design engineer with expertise in SoC architecture and validation.

Contact

Skills

Core Skills

System On A Chip (soc)

Other Skills

ChiAXICxlProject ManagementMicrosoft OfficeCustomer ServiceStrategic PlanningMicrosoft Excel

Experience

7 yrs 11 mos

Total Experience

4 yrs 11 mos

Average Tenure

3 yrs

Current Experience

Arm

2 roles

Staff Engineer

Apr 2025 – Present · 1 yr 1 mo · On-site

Senior Engineer

May 2023 – Present · 3 yrs · On-site

Working in arm cmn interconnect.integeraed and validate 3rd party ip cxl,mpe,ide.good understanding of chi and cxl protocol

System on a Chip (SoC)Chi

Intel corporation

Pre-silicon verification Engineer

Jun 2018 – May 2023 · 4 yrs 11 mos · Bengaluru, Karnataka, India

I am part of SOC and ss verification team for graphics processor card in server domain and pc domain. I was involved in complete verification cycle.

Education

Indian Institute of Technology (Banaras Hindu University), Varanasi

Master’s Degree — MICROELECTRONICS

May 2016 – Jan 2018

Seth Jai Parkash Mukand Lal Inst. of Engineering & Technology

b.tech — Electronics and Communications Engineering

Jan 2010 – Jan 2014

Dav sr sec public school pundri

secondary — science (non-medical)

Jan 2009 – Jan 2010

Stackforce found 100+ more professionals with System On A Chip (soc)

Explore similar profiles based on matching skills and experience

Bala Shiva Vishwanatham

ASIC Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp

Physical DesignVery-Large-Scale Integration (VLSI)

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 8 mos exp

Krishnendhu u.n

Senior Design Engineer

at Cerium Systems

Bengaluru, India10 yrs 4 mos exp

FPGARTL Design

Manikandan Subramanian

Principal Engineer

at NVIDIA

Bengaluru, India19 yrs 4 mos exp

Shikha Shrivastava

SoC Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 10 mos exp

Automatic Test Pattern Generation (ATPG)Scan Insertion

Amandeep Singh

Accumulated Expertise

at Career-Wide Experience

Roorkee, India0 mo exp

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 2 mos exp

Devank Aeron

Design Verification Trainee

at Silicon Patterns

West Delhi, India3 yrs 11 mos exp

Functional VerificationVerification and Validation (V&V)