S

Supriya Shitole

Product Manager

Bengaluru, Karnataka, India8 yrs 5 mos experience

Key Highlights

  • Expertise in RTL to GDS flow and timing closure.
  • Proficient in multiple Cadence tools for physical design.
  • Lead Application Engineer supporting Google GPU team.
Stackforce AI infers this person is a Physical Design Engineer with expertise in semiconductor and electronic design automation.

Contact

LinkedIn

Skills

Core Skills

Physical DesignTiming ClosureRtl To Gdsii FlowPhysical Verification

Other Skills

ICC2 for Physical designCadencetcl scriptingSynopsys toolsStatic Timing AnalysisVirtuosoCadence VirtuosoCadence Virtuoso Layout EditorCadence InovusFloorplanningPlace & Route

About

Working as an Lead AE at Cadence. Supporting Google GPU team to meet QOR. Experienced in RTL to GDS flow using icc/icc2 , innovus tool, timing closure, Physical verification.

Experience

8 yrs 5 mos
Total Experience
1 yr 11 mos
Average Tenure
9 mos
Current Experience

Cadence

Lead Application Engineer

Jul 2025 – Present · 9 mos · Bengaluru, Karnataka, India

ICC2 for Physical designCadencePhysical DesignTiming Closure

Intel corporation

Project Engineer

Jan 2023 – Jul 2025 · 2 yrs 6 mos · Bengaluru, Karnataka, India · Hybrid

Eximius design

Senior Project Engineer

Jun 2021 – Jan 2023 · 1 yr 7 mos · India

Digicomm semiconductor private limited

Physical Design Engineer

Feb 2020 – Jun 2021 · 1 yr 4 mos · Pune, Maharashtra

Wipro limited

Project Engineer

Nov 2017 – Feb 2020 · 2 yrs 3 mos · Pune

  • Have experience of RTL to GDSII flow, timing closure, tcl scripting, Physical Verification, on ICC tool.
RTL to GDSII flowtiming closuretcl scriptingPhysical Verification

Education

Walchand college of Engineering,Sangli

B.Tech. — Electrical and Electronics Engineering

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Physical Design & Timing Closure

Explore similar profiles based on matching skills and experience

Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 2 mos exp
Static Timing AnalysisLogic Synthesis
MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 9 mos exp
DB

Dhavala Bhat

Physical Design Engineer

at KGS

Dallas, United States2 yrs 8 mos exp
ASIC DesignDigital Design VerificationRTL Development
Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp
Arun Koithyar

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 2 mos exp
Manuj Verma

Manuj Verma

Senior Software Engineering Manager

at Cadence Design Systems

India24 yrs 9 mos exp
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India4 yrs 11 mos exp
Swetha Gunda

Swetha Gunda

Senior Technical Manager

at AMD

Bengaluru, India18 yrs 6 mos exp