Durga Dileep Madduri

Software Engineer

Bengaluru, Karnataka, India2 yrs 9 mos experience
Highly Stable

Key Highlights

  • Experienced in VLSI ASIC flow and design.
  • Strong background in Static Timing Analysis and Synthesis.
  • Currently a Senior Engineer at MediaTek.
Stackforce AI infers this person is a Semiconductor Engineer with expertise in VLSI design and analysis.

Contact

Skills

Core Skills

Static Timing AnalysisSynthesis

Other Skills

Physical Design

Experience

2 yrs 9 mos
Total Experience
2 yrs 9 mos
Average Tenure
2 yrs 9 mos
Current Experience

Mediatek

2 roles

Senior Engineer

Jul 2023Present · 2 yrs 9 mos · Bengaluru, Karnataka, India

Static Timing AnalysisSynthesisPhysical Design

Intern

Sep 2022Jul 2023 · 10 mos · Bengaluru, Karnataka, India

  • I interned at MediaTek in the modem team and got the opportunity to learn about the VLSI ASIC flow where I got exposed to skills like synthesis and STA mainly.
Static Timing AnalysisSynthesis

Education

VIT_Vellore Institute of Technology

Master of Technology - MTech — VLSI

Aug 2021Aug 2023

RAJIV GANDHI UNIVERSITY OF KNOWLEDGE TECHNOLOGIES, NUZVID

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2015Jan 2019

Stackforce found 100+ more professionals with Static Timing Analysis & Synthesis

Explore similar profiles based on matching skills and experience