Durga Dileep Madduri

Software Engineer

Bengaluru, Karnataka, India2 yrs 9 mos experience
Highly Stable

Key Highlights

  • Experienced in VLSI ASIC flow and design.
  • Strong background in Static Timing Analysis and Synthesis.
  • Currently a Senior Engineer at MediaTek.
Stackforce AI infers this person is a Semiconductor Engineer with expertise in VLSI design and analysis.

Contact

LinkedIn

Skills

Core Skills

Static Timing AnalysisSynthesis

Other Skills

Physical Design

Experience

2 yrs 9 mos
Total Experience
2 yrs 9 mos
Average Tenure
2 yrs 9 mos
Current Experience

Mediatek

2 roles

Senior Engineer

Jul 2023 – Present · 2 yrs 9 mos · Bengaluru, Karnataka, India

Static Timing AnalysisSynthesisPhysical Design

Intern

Sep 2022 – Jul 2023 · 10 mos · Bengaluru, Karnataka, India

  • I interned at MediaTek in the modem team and got the opportunity to learn about the VLSI ASIC flow where I got exposed to skills like synthesis and STA mainly.
Static Timing AnalysisSynthesis

Education

VIT_Vellore Institute of Technology

Master of Technology - MTech — VLSI

Aug 2021 – Aug 2023

RAJIV GANDHI UNIVERSITY OF KNOWLEDGE TECHNOLOGIES, NUZVID

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Static Timing Analysis & Synthesis

Explore similar profiles based on matching skills and experience

Nikhil GV

Nikhil GV

Implementation Engineer

at Meta

Bengaluru, India8 yrs 7 mos exp
Hema Lakshmi Singana

Hema Lakshmi Singana

Synthesis Engineer

at MediaTek

Bengaluru, India5 yrs 4 mos exp
Physical DesignSynthesis
NK

Nikhil Khandelwal

Principal Engineer

at Arm

Noida, India15 yrs 6 mos exp
ASICPhysical Design
Atul Mukkawar

Atul Mukkawar

Lead Engineer

at Qualcomm

India9 yrs 7 mos exp
Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)
JK

Jaidev Kaushik

Senior Physical Design Engineer

at Intel Corporation

Bengaluru, India9 yrs 1 mo exp
APR (Place & Route)
Vikas Verma

Vikas Verma

Senior Staff Engineer

at MediaTek

Bengaluru, India13 yrs 5 mos exp
VLSISoCPhysical DesignTiming Closure
Swetha Gunda

Swetha Gunda

Senior Technical Manager

at AMD

Bengaluru, India18 yrs 6 mos exp
Himanshu Gupta

Himanshu Gupta

Digital Design Engineer

at Intel Corporation

Lucknow, India1 yr 9 mos exp
Digital Circuit DesignVLSI