Joy Dutta

Software Engineer

Bengaluru, Karnataka, India19 yrs 10 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in ASIC Design and Functional Verification
  • Proven track record in Digital Design and FPGA Validation
  • Strong background in image processing algorithms
Stackforce AI infers this person is a VLSI and ASIC design expert with a focus on functional verification in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Asic DesignFunctional VerificationDigital DesignFpga Validation

Other Skills

ASICVerilogVLSILogic DesignRTL designVCSAHBHardware DesignTCLSemiconductorsMicroelectronicsRTL codingFormal VerificationLow Power DesignPower Management

About

Front end Digital Design, Algorithm to architecture mapping, Design for ASIC, Functional Verification, FPGA Validation, Video domain knowledge. Specialties: Algorithm to architecture mapping, ASIC Design, Functional Verification, FPGA Validation

Experience

19 yrs 10 mos
Total Experience
3 yrs 3 mos
Average Tenure
4 yrs 11 mos
Current Experience

Qualcomm

Senior Staff Engineer

Jun 2021 – Present · 4 yrs 11 mos · Bengaluru, Karnataka, India

ASICVerilogVLSILogic DesignRTL designVCS+26

Mediatek

2 roles

Senior Staff Engineer

Jun 2018 – Jun 2021 · 3 yrs

Staff Engineer

Feb 2015 – May 2018 · 3 yrs 3 mos

Samsung r&d institute india

Technical Lead

Dec 2012 – Feb 2015 · 2 yrs 2 mos · Bangalore

  • Working on image processing algorithms targeted for the latest Samsung mobile phones. Work involves design/synthesis/validation.

Synopsys

R&D Engineer

Apr 2009 – Dec 2012 · 3 yrs 8 mos · Bangalore

  • Worked on design and functional verification of DWC Ethernet core. Also worked on power management of the Ethernet core by means of (Unified Power Format) UPF support for the Ethernet Core. Also worked on synthesis, CDC analysis, Code Coverage analysis, LEDA analysis etc.

Marvell

Design Engineer

Jan 2007 – Mar 2009 · 2 yrs 2 mos

  • Here I work as a design engineer. I do both design as well as verification & FPGA Validation.

Elven microcircuits

VLSI Engineer

May 2006 – Jan 2007 · 8 mos

Education

National Institute of Technology Karnataka

M.Tech — Microelectronics

Jan 2004 – Jan 2006

University of Kalyani

B.Tech — Electronics & Tele-communication

Jan 2000 – Jan 2004

Stackforce found 100+ more professionals with Asic Design & Functional Verification

Explore similar profiles based on matching skills and experience

Baranidharan Sivapatham

Baranidharan Sivapatham

Vice President : FPGA

at Barclays

Singapore, Singapore20 yrs 9 mos exp
ASICFPGASRESoCTrading Platforms
Suresh kola

Suresh kola

SMTS Silicon Design Engineer

at AMD

Bengaluru, India15 yrs 1 mo exp
Physical DesignASICSoC
Manjunathagowda G C

Manjunathagowda G C

Physical Design Engineer

at Intel Corporation

Bengaluru, India15 yrs 1 mo exp
Physical DesignStatic Timing Analysis
Vivek Sheel Mittal

Vivek Sheel Mittal

SoC Architect

at Qualcomm

Bengaluru, India23 yrs 5 mos exp
SoCASIC
Madhusudhana Reddy

Madhusudhana Reddy

SoC Infrastructure Systems and ARch

at Qualcomm

Bengaluru, India19 yrs 10 mos exp
Power verificationSoC verificationVerification
Ajinkya Kautikwar

Ajinkya Kautikwar

Applications Engineer II

at Synopsys Inc

Yavatmal, India5 yrs exp
Nitin Gupta

Nitin Gupta

Senior Design Verification Engineer

at Renesas Electronics

United Kingdom12 yrs 6 mos exp
Sachidanand Varadarajan

Sachidanand Varadarajan

Vice President of Engineering

at Qualcomm

San Diego, United States33 yrs 10 mos exp
Electronic Design automationStrategic LeadershipSystem on a Chip (SoC)