Praveen KS

Head of Design

Bengaluru, Karnataka, India27 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expertise in ASIC and SOC design.
  • Strong management and technical skills.
  • Proven track record in cross-functional collaboration.
Stackforce AI infers this person is a Semiconductor Design expert with strong leadership in ASIC and SOC development.

Contact

Skills

Other Skills

Semiconductor DesignASIC Architecture DefinitionDesign VerificationSynthesisTiming ClosureLab Bring-upCross Site CollaborationCross Functional TeamworkProduct QualificationThird Party IP EvaluationChip Development CycleNetwork Devices Understanding

About

Seasoned Engineering Professional with deep experience in Semiconductor Design & Development. Managed teams involved in ASIC Architecture Definition, Design, Verification, Synthesis, Timing Closure and Lab Bring-up. Experience working with Cross Site & Cross Functional teams Interfaced with Marketing, Customer Engineering, Software and Operations group for successful Qualification and delivery of products to customers. Partnered and evaluated third party IP providers, Design services and EDA vendors Strong hands on Experience in ASIC & SOC Design Areas of Expertise include Enterprise Networking, Ethernet Switching & Routing, Gigabit & Ten Gigabit Ethernet Access, Broadband/Wan access, Digital Signal Processing for PHY layer, complex SOC based systems based on MIPS & Xtensa Processors, CO, CPE and Residential gateway chipsets for VDSL2/ADSL2+/ADSL, ONU chipset for GPON. Specialties: Good balance of Management & Technical skills, Project planning & Tracking, Thorough knowledge of Chip Development Cycle, Working with multi site teams and projects, Disciplined Development Process, Strong system level understanding of Network & PHY Layer devices

Experience

27 yrs 11 mos
Total Experience
3 yrs 9 mos
Average Tenure
9 yrs 6 mos
Current Experience

Google

Design Lead

Oct 2023Present · 2 yrs 7 mos · India

Intel corporation

Senior Director Of Engineering

Nov 2016Present · 9 yrs 6 mos

Mediatek

Senior Manager

May 2015Oct 2016 · 1 yr 5 mos

Qualcomm

2 roles

Engg. Staff Manager

May 2011May 2015 · 4 yrs

Senior Staff Manager

May 2011Dec 2011 · 7 mos

Cisco systems

Technical Leader

Jun 2010May 2011 · 11 mos

Ikanos communication india ltd

Manager - VLSI Design

Apr 2005May 2010 · 5 yrs 1 mo

Intel

Senior member Tech Staff

Jan 2000Jan 2005 · 5 yrs

Procsys-processor systems

Design Engineer

Jan 1998Jan 2000 · 2 yrs

Education

Birla Institute of Technology and Science, Pilani

Master's degree — MicroElectronics

Govt Engg. College Thrissur

Stackforce found 100+ more professionals with Semiconductor Design & ASIC Architecture Definition

Explore similar profiles based on matching skills and experience