Divya Goswami

Design Manager

Delhi, India9 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in VLSI design and verification.
  • Proficient in multiple hardware description languages.
  • Strong background in semiconductor industry.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in semiconductor architecture.

Contact

LinkedIn

Skills

Core Skills

VerilogSystem VerilogMicro Architecture DesignRtl Implementation

Other Skills

CLinuxVerificationOCPAXIAPBMicrosoft OfficeMatlabH-SpiceMicrosoft PowerPointSimulationsamba abp

About

working at nxp

Experience

9 yrs
Total Experience
2 yrs 3 mos
Average Tenure
3 yrs 4 mos
Current Experience

Nxp semiconductors

Senior Lead Designer

Jan 2023 – Present · 3 yrs 4 mos · India

CVerilogSystem VerilogLinux

Qualcomm

2 roles

Senior Design Engineer

Promoted

Sep 2020 – Dec 2022 · 2 yrs 3 mos

Design Engineer

Sep 2018 – Sep 2020 · 2 yrs

Logic-fruit technologies

Design Engineer

Sep 2017 – Aug 2018 · 11 mos · Gurgaon, India

Samsung india

Intern

Jan 2017 – Jul 2017 · 6 mos · New Delhi Area, India

  • Responsible for micro architecture design , RTL implementation and verification of various interface bridges to facilitate communication between different bus protocols like OCP, AXI,APB etc and other IPs which are used in Bus system
Micro architecture designRTL implementationVerificationOCPAXIAPB

Education

Malaviya National Institute of Technology Jaipur

Master of Technology (MTech) — VLSI design

Jan 2015 – Jan 2017

IIIT Hyderabad

Advance certification in artificial intelligence and machine learning — machine learning

Jan 2018 – Jan 2019

Indira Gandhi Delhi Technical University for Women

b.tec — Electronics n Communication

Jan 2010 – Jan 2014

Stackforce found 100+ more professionals with Verilog & System Verilog

Explore similar profiles based on matching skills and experience

Spurthi Bhaskar

Spurthi Bhaskar

SOC DESIGN VERIFICATION ENGINEER

at Intel Corporation

Bengaluru, India9 yrs 3 mos exp
ASICVLSI
PR

Praneeth Reddy

Design Verification Engineer

at Rambus

Portland, United States3 yrs exp
Functional VerificationIP Verification
VB

Vijay Bethi Reddy

Principal Engineer

at Broadcom

Bengaluru, India14 yrs 7 mos exp
AK

Ashish Khicha

Asic Engineer Sr. Staff

at Juniper Networks

Bengaluru, India14 yrs 7 mos exp
Integrated Circuit DesignRTL Design
Piyush Jain

Piyush Jain

ASIC Design Engineer

at Juniper Networks

Bengaluru, India13 yrs 10 mos exp
ASICRTL design
Abdul Rahaman Shaik

Abdul Rahaman Shaik

Verification Engineer

at Intel Corporation

India11 yrs 4 mos exp
RTL VerificationApplication-Specific Integrated Circuits (ASIC)
SM

Sunitha Marri

Verification Lead

at Intel Corporation

Bengaluru, India17 yrs 7 mos exp
Functional VerificationRTL Verification
Raghu ram

Raghu ram

Verification Engineer

at Truechip

Bengaluru, India5 yrs 6 mos exp
Functional VerificationUniversal Verification Methodology (UVM)