C

Chidvilas Kailashnath

Software Engineer

Bengaluru, Karnataka, India16 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior ASIC Engineer with extensive experience at NVIDIA.
  • Strong expertise in Computer Architecture and Digital Designs.
  • Proficient in high-performance computing and silicon validation.
Stackforce AI infers this person is a highly skilled ASIC Engineer specializing in Computer Architecture and Digital Design within the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Computer ArchitectureDigital Designs

Other Skills

ArchitectureDigital LogicAnalytic Problem SolvingAnalytical SkillsElectrical EngineeringClockingHigh Performance Computing (HPC)Coverage AnalysisStrategy ImplementationInterfacesFunctional SpecificationsProblem SolvingComputer EngineeringSilicon ValidationSystem Architects

Experience

16 yrs 7 mos
Total Experience
8 yrs 3 mos
Average Tenure
11 yrs 7 mos
Current Experience

Nvidia

Senior ASIC Engineer

Oct 2014 – Present · 11 yrs 7 mos · Greater Bengaluru Area

Computer ArchitectureArchitecture

Appliedmicro

3 roles

Staff Design Engineer

Jun 2014 – Sep 2014 · 3 mos

Computer ArchitectureDigital Designs

Senior Design Engineer

Promoted

Jul 2011 – Aug 2014 · 3 yrs 1 mo

Digital DesignsDigital Logic

Hardware Design Engineer

Aug 2009 – Jun 2011 · 1 yr 10 mos

Digital DesignsDigital Logic

Education

Indian Institute of Technology, Kanpur

Master of Technology — Microelectronics

Jan 2008 – Jan 2009

Indian Institute of Technology, Kanpur

Bachelor of Technology (BTech) — Microelectronics

Jan 2004 – Jan 2008

Kendriya Vidyalaya

Jan 1993 – Jan 2002

Stackforce found 100+ more professionals with Computer Architecture & Digital Designs

Explore similar profiles based on matching skills and experience

Hemanth Chintalapudi

Hemanth Chintalapudi

Lead Design Engineer

at Cadence

Bengaluru, India6 yrs exp
RTL DesignDigital Electronics
Muhammad Shoaib

Muhammad Shoaib

Lead Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Delhi, India3 yrs 9 mos exp
Deep LearningFPGA Design
UK

Ujjwal Kant

ASIC Emulation Engineer

at Intel Corporation

Austin, United States11 yrs 10 mos exp
Abhishree Shaw

Abhishree Shaw

SOC DV Engineer

at Apple

United States3 yrs exp
Spintronics
Kshitij Agrawal

Kshitij Agrawal

Senior Formal Verification Engineer

at NVIDIA

Santa Clara, United States9 yrs 3 mos exp
FPGA Programming
Sagar S.

Sagar S.

Lead Engineer

at Arcesium

Bengaluru, India7 yrs 9 mos exp
Shravani Kode

Shravani Kode

ASIC Engineer

at Meta

Mumbai, India2 yrs 6 mos exp
Communication ProtocolsDigital Design VerificationElectronic Circuit DesignFormal VerificationMachine Learning
Chirag Singhal

Chirag Singhal

SoC Logic Design Engineer

at Intel Corporation

Konch, India2 yrs 6 mos exp
Unified Power Format (UPF)Assertion based CDC Verification