S

Sharath Reddy Bhavanam

Software Engineer

Mountain View, California, United States11 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Physical Design Engineering at Google.
  • Strong background in wireless industry engineering.
  • Master's degree in Computer Engineering from UC San Diego.
Stackforce AI infers this person is a Physical Design Engineer specializing in semiconductor technologies within the wireless industry.

Contact

LinkedIn

Skills

Core Skills

Physical DesignTiming Closure

Other Skills

TCADCadence VirtuosoSemiconductorsC++CDigital ElectronicsVerilogVHDLMicrocontrollersLabviewAlgorithmsElectronicsScilabMatlabMicrosoft Office

About

Experienced Physical Design Engineer with a demonstrated history of working in the wireless industry. Strong engineering professional with a Master's degree focused in Computer Engineering from University of California, San Diego.

Experience

11 yrs 1 mo
Total Experience
2 yrs 3 mos
Average Tenure
4 yrs 5 mos
Current Experience

Google

ASIC Physical Design Engineer

Dec 2021 – Present · 4 yrs 5 mos · Mountain View, California, United States

Physical DesignTiming Closure

Qualcomm

2 roles

Senior Engineer

Promoted

Oct 2020 – Dec 2021 · 1 yr 2 mos · San Diego, California, United States

Physical Design Engineer

Jul 2017 – Oct 2020 · 3 yrs 3 mos · San Diego, California, United States

Silicon labs

Design Engineer Intern

Jun 2016 – Sep 2016 · 3 mos · Austin, Texas

  • Bus to peripheral clock synchronization protocol

University of california, san diego

Graduate Student Tutor

Jan 2016 – Jun 2017 · 1 yr 5 mos

  • CSE 140 - Digital Systems
  • PHYS 100A - Electromagnetism I
  • PHYS 100B - Electromagnetism II
  • PHYS 100C - Electromagnetism III

Indian institute of technology, bombay

Graduate Teaching Assistant

Jul 2014 – May 2015 · 10 mos · Mumbai Area, India

  • Teaching Assistant for two graduate level courses- VLSI Technology, Analog Design Lab. Placed in charge of conducting tutorials, helping students with assignments and evaluating answer scripts for batch of more than 130 students resp.

Ibm

Research Intern

May 2013 – Jul 2013 · 2 mos · Bengaluru Area, India

  • Computational Lithography Team

Creative concepts

Intern

Dec 2012 – Jan 2013 · 1 mo · Goregaon

Education

UC San Diego

Master's degree — Computer Engineering

Jan 2015 – Jan 2017

Indian Institute of Technology, Bombay

Bachelor of Technology (BTech) & Master of Technology (MTech) — Electrical and Electronics Engineering

Jan 2010 – Jan 2015

Narayana Junior Colege

12th — MPC

Jan 2008 – Jan 2010

BGHS

Secondary School — S.S.C

Jan 2004 – Jan 2008

Stackforce found 100+ more professionals with Physical Design & Timing Closure

Explore similar profiles based on matching skills and experience

Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 3 mos exp
Static Timing AnalysisLogic Synthesis
MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 10 mos exp
Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 10 mos exp
Arun Koithyar

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 3 mos exp
Varun Aggarwal

Varun Aggarwal

Senior Engineering Manager

at NVIDIA

Bengaluru, India16 yrs 2 mos exp
SoCVLSI
Manuj Verma

Manuj Verma

Senior Software Engineering Manager

at Cadence Design Systems

India24 yrs 10 mos exp
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
Saurabh Gupta

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 5 mos exp