Nayana C P

Product Manager

Bengaluru, Karnataka, India4 yrs 9 mos experience

Key Highlights

  • Senior Verification Engineer with extensive semiconductor experience.
  • Proficient in System Verilog and UVM methodologies.
  • Strong background in digital electronics and design verification.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in digital design and verification methodologies.

Contact

LinkedIn

Skills

Other Skills

System verilogDigital ElectronicsC (Programming Language)VerilogPerlUniversal Verification Methodology (UVM)Code CoverageStatic Timing AnalysisBoundary ScanBISTXilinx ISEfunctional coverageBig Data and hadoopScan chain insertionSystem verilog assertion

Experience

4 yrs 9 mos
Total Experience
2 yrs 3 mos
Average Tenure
11 mos
Current Experience

Amd

Contractor

Jun 2025 – Present · 11 mos · Bengaluru, Karnataka, India · On-site

Acl digital

Senior Verification Engineer

Jun 2025 – Present · 11 mos · Bengaluru, Karnataka, India · On-site

Blueberry semiconductors pvt. ltd.

2 roles

Senior Design Verification Engineer - ll

Promoted

Dec 2023 – Jan 2025 · 1 yr 1 mo · Bengaluru, Karnataka, India · On-site

Design Verification Engineer

Mar 2021 – Dec 2023 · 2 yrs 9 mos · Bengaluru, Karnataka, India · On-site

  • Worked as Design Verification Engineer at Qualcomm as a temporary employee through Blueberry Semiconductors.

Qualcomm

Design Verification Engineer II(Temp)

Sep 2021 – Sep 2024 · 3 yrs · Bengaluru, Karnataka, India · Hybrid

Education

Sri Channabasaveshwara Institute of Technology, GUBBI

Bachelor of Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with System verilog & Digital Electronics

Explore similar profiles based on matching skills and experience

amith patil

amith patil

Staff Engineer

at MediaTek

Bengaluru, India6 yrs 10 mos exp
VerilogUniversal Verification Methodology (UVM)
Suhas Meda

Suhas Meda

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 1 mo exp
Universal Verification Methodology (UVM)Very-Large-Scale Integration (VLSI)
Nilesh Pathrabe

Nilesh Pathrabe

Accumulated Expertise

at Career-Wide Experience

Nagpur, India0 mo exp
Dhaval Sanepara

Dhaval Sanepara

Senior Design Verification Engineer

at Microsoft

Bengaluru, India8 yrs 10 mos exp
Tanay Kumar Kesarwani

Tanay Kumar Kesarwani

Sr. System Design Engineer

at AMD

Delhi, India6 yrs 2 mos exp
FPGADigital DesignPython
SJ

Shajan J

Silicon Design Engineer - 2

at AMD

Kanyakumari, India3 yrs 3 mos exp
Performance VerificationPythonDesign Verification
Pavan Nadagoudar

Pavan Nadagoudar

Senior IP verification engineer

at Qualcomm

Bengaluru, India5 yrs 7 mos exp
Harsh Verma

Harsh Verma

Software System Designer - 2

at AMD

Bengaluru, India6 yrs 1 mo exp
Xilinx VivadoSynopsys Design Compiler