Pavan Nadagoudar

Software Engineer

Bengaluru, Karnataka, India5 yrs 6 mos experience
Highly Stable

Key Highlights

  • Experienced in advanced verification methodologies.
  • Contributed to Intel's next-gen Xeon server project.
  • Strong foundation in digital electronics and programming.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in digital design and verification methodologies.

Contact

pavannadagoudar@gmail.comLinkedIn

Skills

Other Skills

ClusterDebuggingUniversal Verification Methodology (UVM)System VerilogVerilogDigital ElectronicsObject-Oriented Programming (OOP)C (Programming Language)PerlLinuxAdvance system VerilogRTL CodingRTL VerificationRTL DevelopmentCode Coverage

Experience

5 yrs 6 mos
Total Experience
1 yr 11 mos
Average Tenure
1 yr 8 mos
Current Experience

Qualcomm

Senior IP verification engineer

Aug 2024 – Present · 1 yr 8 mos · Bengaluru, Karnataka, India · Hybrid

Intel corporation

2 roles

SoC Design Verification Engineer

Jun 2021 – Aug 2024 · 3 yrs 2 mos

  • Working on new generation of Intel Xeon server project

Graduate Technical Intern

Aug 2020 – Jun 2021 · 10 mos

  • Validation Intern

Maven silicon

Trainee

Oct 2018 – Jun 2019 · 8 mos · Bangalore

Education

Remote Customer Service Jobs

Master of Technology - MTech — VLSI

Jan 2019 – Jan 2021

maven silicon Bangalore

vlsi

Jan 2018 – Jan 2019

Basaveshwar Engineering College, BAGALKOT

Bachelor of Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Cluster & Debugging

Explore similar profiles based on matching skills and experience

Devank Aeron

Devank Aeron

Design Verification Trainee

at Silicon Patterns

West Delhi, India3 yrs 10 mos exp
Functional VerificationVerification and Validation (V&V)
Sumit Dalal

Sumit Dalal

SMTS Silicon Design Engineer

at AMD

Toronto, Canada11 yrs 8 mos exp
Functional Verification
Kiran Kumar Reddy

Kiran Kumar Reddy

Senior Staff Engineer

at Samsung Semiconductor

Bengaluru, India10 yrs 1 mo exp
Very-Large-Scale Integration (VLSI)Functional Verification
Shashank Patel

Shashank Patel

Pre-si verif/valid engineer

at Intel Corporation

Bengaluru, India8 yrs 11 mos exp
Functional VerificationSystemVerilog
Shrdha S.

Shrdha S.

Sr Silicon Design Engineer

at AMD

Bengaluru, India6 yrs 2 mos exp
Low-power Design
Krishna Tejwani

Krishna Tejwani

Technical Lead

at Eximietas Design

Ahmedabad, India8 yrs 5 mos exp
Functional VerificationLeadershipSystem VerilogSystem on a Chip (SoC)
Anand Mehta

Anand Mehta

Sr Staff Engineer

at Synopsys Inc

Bengaluru, India9 yrs 4 mos exp
Functional VerificationIP Verification
MS

Mohit Sharma

Scientist/Engineer - SD

at Space Applications Centre, ISRO

Ahmedabad, India7 yrs 9 mos exp