Toshika Khandelwal

Software Engineer

Bengaluru, Karnataka, India11 yrs 6 mos experience
Highly Stable

Key Highlights

  • Expert in wireless networking and protocol stack development.
  • Proven track record in optimizing software for modem chipsets.
  • Experienced in leading R&D projects for advanced communication technologies.
Stackforce AI infers this person is a Telecommunications Software Engineer with expertise in wireless communication protocols and software development.

Contact

LinkedIn

Skills

Core Skills

Synopsys Design CompilerWireless Networking

Other Skills

C++Object-Oriented Programming (OOP)GNU DebuggerHardware Description LanguageEmbedded SystemsTelecommunicationsMobile CommunicationsWireless Communications SystemsCellular Communications5G New Radio (NR)5GPython (Programming Language)HTMLCLinux

Experience

11 yrs 6 mos
Total Experience
4 yrs 3 mos
Average Tenure
2 yrs 11 mos
Current Experience

Synopsys inc

Staff Research and Development Engineer

May 2023 – Present · 2 yrs 11 mos · Bengaluru, Karnataka, India · Hybrid

  • Responsible for Development of flagship Design Compiler for virtual chipsets and worked on its runtime and power Optimizations.
  • worked on Hardware Generational Language and enhancement tool for
  • verification and synthesis of electronic circuit design.
Synopsys Design CompilerC++

Qualcomm

Senior Software Engineer

May 2017 – Feb 2023 · 5 yrs 9 mos · Hyderabad, Telangana, India

  • Software Development and configuration management of RF cards for different Qualcomm modem chipsets
Wireless NetworkingObject-Oriented Programming (OOP)

Samsung electronics

2 roles

Senior Software Engineer

Promoted

Mar 2016 – Apr 2017 · 1 yr 1 mo

  • Working on Advance LTE 3gpp Protocol stack of Samsung And Qualcomm Modem
Wireless NetworkingObject-Oriented Programming (OOP)

Software Engineer

Jun 2014 – Mar 2016 · 1 yr 9 mos

  • Worked on optimization and customization of Advance LTE 3GPP Protocol Stack for wireless mobile devices with Qualcomm Modem
Wireless NetworkingObject-Oriented Programming (OOP)

Education

National Institute of Technology Durgapur

Bachelor's Degree — Information Technology

Jan 2010 – Jan 2014

Stackforce found 100+ more professionals with Synopsys Design Compiler & Wireless Networking

Explore similar profiles based on matching skills and experience

NARRA SHASHI KIRAN REDDY

NARRA SHASHI KIRAN REDDY

STA and Synthesis Engineer

at MediaTek

Bengaluru, India3 yrs 3 mos exp
Logic SynthesisStatic Timing Analysis
POOJA DINANI

POOJA DINANI

STA & Synthesis Engineer

at MediaTek

Bengaluru, India7 yrs 9 mos exp
Static Timing AnalysisTiming Closure
Harish Kumar V

Harish Kumar V

Staff Engineer

at Qualcomm

Bengaluru, India9 yrs 8 mos exp
Static Timing AnalysisPhysical Design
Shubham Srivastava

Shubham Srivastava

Senior Engineer

at MediaTek

Bengaluru, India6 yrs 2 mos exp
Physical DesignSynthesisSoftware Development
Pragya .

Pragya .

Component Design Engineer

at Intel Corporation

Jaipur, India2 yrs 10 mos exp
ASIC Design
Veeranki Mohan Sai

Veeranki Mohan Sai

Physical Design Engineer

at LeadSoc Technologies Pvt Ltd

Bengaluru, India4 mos exp
Physical Design EngineeringSynopsys toolsClock Tree Synthesis
SU

SIDDHARTH UPADHYAY

Project Engineer

at Manjeera Digital Systems Private Limited

Hyderabad3 yrs 2 mos exp
AI accelerationASIC developmentASIC/FPGA developmentRTL designfirmware development
Kalyan Venkat Sai Billipalli

Kalyan Venkat Sai Billipalli

Physical Design Engineer

at Intel Corporation

Vijayawada, India1 yr exp
Very-Large-Scale Integration (VLSI)Physical Design