Akash Rathaur

Software Engineer

India3 yrs experience
Most Likely To Switch

Key Highlights

  • Expertise in DFT and Functional Verification.
  • Hands-on experience with industry-standard tools like Tessent and Spyglass.
  • Strong academic background in VLSI Design and Electrical Engineering.
Stackforce AI infers this person is a DFT and Verification Specialist in the Semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

DftFunctional Verification

Other Skills

SystemVerilogUniversal Verification Methodology (UVM)Tessent ToolATPGScan InsertionTCL1149.1 IEEE StandardPattern ValidationSpyglassDFT Check RulesMBISTPerlVerilogIJTAGQuantum Physics Lab

About

Hardware Engineer

Experience

3 yrs
Total Experience
1 yr 6 mos
Average Tenure
2 yrs 3 mos
Current Experience

Qualcomm

DFT Engineer

Feb 2024 – Present · 2 yrs 3 mos

DFTSystemVerilogUniversal Verification Methodology (UVM)Functional Verification

Intel corporation

Graduate Technical Intern

Sep 2022 – Jun 2023 · 9 mos · On-site

Tessent ToolATPGScan InsertionSystemVerilogTCL1149.1 IEEE Standard+9

Chegg inc.

Subject Matter Expert

Nov 2020 – Aug 2021 · 9 mos

Oil and natural gas corporation limited (ongc)

Internship Trainee

May 2019 – Jul 2019 · 2 mos · On-site

Isro - indian space research organization

Summer Intern

Jun 2018 – Aug 2018 · 2 mos

Indian railways

Internship Trainee

May 2018 – Jun 2018 · 1 mo · On-site

Education

Vellore Institute of Technology

Master's degree — VLSI Design

Jan 2021 – Jan 2023

Institute of Infrastructure Technology Research and Management (IITRAM)

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Aug 2016 – Jul 2020

Raghunath School

Higher Secondary — Physics Chemistry Maths

Jun 2014 – May 2016

Gyangita Vidhyalay

Apr 2013 – May 2014

Stackforce found 100+ more professionals with Dft & Functional Verification

Explore similar profiles based on matching skills and experience

VG

Vamsi Gullapalli

Lead Engineer

at Texas Instruments

Bengaluru, India20 yrs 11 mos exp
VLSIASIC
Chandrashekaraiah V

Chandrashekaraiah V

Senior SoC Design Engineer

at Intel Corporation

Bengaluru, India16 yrs 9 mos exp
Physical DesignTiming Closure
Netra Balikai

Netra Balikai

Member of Technical Staff

at AMD

Bengaluru, India8 yrs 10 mos exp
Universal Verification Methodology (UVM)PHY veification
AB

Ajay Bhat

DIrector of Engineering

at Intel Corporation

Bengaluru, India30 yrs exp
Sanjay Angaitkar

Sanjay Angaitkar

Director Silicon Design Engineering

at AMD

Bengaluru, India27 yrs 5 mos exp
Saroj Kumar Parida

Saroj Kumar Parida

Principal Application Engineer

at Cadence Design Systems

Bengaluru, India15 yrs 5 mos exp
VLSIDFT
AT

Ashutosh Tiwari

ASIC Engineering Manager

at Meta

Bengaluru, India26 yrs 4 mos exp
TB

Terrence Babu

Senior Staff Engineer

at MIPS

India16 yrs 11 mos exp
Circuit DesignMicroprocessors