Saroj Kumar Parida

Software Engineer

Bengaluru, Karnataka, India15 yrs 5 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expertise in VLSI design and DFT methodologies.
  • Proven track record in semiconductor engineering.
  • Leadership experience in application engineering.
Stackforce AI infers this person is a VLSI and semiconductor engineering expert with strong application engineering leadership.

Contact

LinkedIn

Skills

Core Skills

VlsiDft

Other Skills

VLSI toolsDFT Compiler (Synopsys)TetraMAX (Synopsys)NCSim (Cadence)VerilogVHDLSimulationsProcessorsASICDebuggingCircuit DesignSemiconductorsTCLFunctional VerificationSoC

Experience

15 yrs 5 mos
Total Experience
3 yrs 10 mos
Average Tenure
6 yrs 9 mos
Current Experience

Cadence design systems

2 roles

Lead Application Engineer

Aug 2019 – Present · 6 yrs 9 mos · Bengaluru Area, India

Principal Application Engineer

– Present · Bengaluru Area, India

VLSI toolsDFT Compiler (Synopsys)TetraMAX (Synopsys)NCSim (Cadence)VerilogVHDL+12

Intel corporation

Sr. DFT Engineer

Sep 2015 – Jul 2019 · 3 yrs 10 mos · Bangalore

Nvidia

DFT Engineer

Jul 2012 – Aug 2015 · 3 yrs 1 mo · Bangalore

Wipro technologies

DFT Engineer (Semiconductor and systems)

Sep 2010 – Jun 2012 · 1 yr 9 mos · bangalore

Education

Bengal Engineering and Science University, Shibpur

Master of Technology (M.Tech.) — VLSI Design

Silicon Institute of Technology, Bhubaneswar

Bachelor of Technology (B.Tech.) — Electronics and Telecommunication Engineering

Stackforce found 100+ more professionals with Vlsi & Dft

Explore similar profiles based on matching skills and experience

pavan kumar jangam

pavan kumar jangam

Sr Design Engineer

at AMD

Chennai, India6 yrs 6 mos exp
EngineeringDesign
DG

Deepak Garg

Department Head: Physical Design & Signoff

at L&T Semiconductor Technologies

Bengaluru, India24 yrs 4 mos exp
ASIC Design & ImplementationSOC SignOff TASOC integration
MURALI KILARI

MURALI KILARI

Design Engineering Manager

at AMD

India18 yrs 1 mo exp
Functional VerificationSystemVerilog
Bhuvan Narasimhan

Bhuvan Narasimhan

Senior Physical Design Engineer

at NVIDIA

Bengaluru, India8 yrs 9 mos exp
STAPhysical Design
Chandrashekaraiah V

Chandrashekaraiah V

Senior SoC Design Engineer

at Intel Corporation

Bengaluru, India16 yrs 9 mos exp
Physical DesignTiming Closure
Neethi Shetty

Neethi Shetty

DFT Engineer

at MediaTek

Bangalore Urban, India6 yrs 5 mos exp
Automatic Test Pattern Generation (ATPG)Simulation
Gopu Kannappan

Gopu Kannappan

Principal Engineer

at Infineon Technologies

Bengaluru, India20 yrs 5 mos exp
Test EngineeringSemiconductors
RM

Raghavendra M

DFT Engineer

at Sivaltech

Bengaluru, India13 yrs 10 mos exp
DFTJTAG