B Rajesh Kumar Goud

Software Engineer

Hyderabad, Telangana, India7 yrs 10 mos experience
Highly Stable

Key Highlights

  • Expert in Physical Design and Low-power Design.
  • Proven experience with Synopsys and Cadence tools.
  • Strong background in Digital IC Design methodologies.
Stackforce AI infers this person is a Semiconductor Engineering expert with a focus on Physical Design and Digital IC methodologies.

Contact

LinkedIn

Skills

Core Skills

Physical DesignLow-power DesignDigital Ic Design

Other Skills

Formal VerificationSemiconductor EngineeringPhysical VerificationIR FixERCLayout Versus Schematic (LVS)Place & RouteClock Tree SynthesisLogic SynthesisStatic Timing AnalysisDesign Rule Checking (DRC)PNRPD flowSynopsys IC CompilerSynopsys tools

About

Working as Sr. Application Engineer at Cadence, Hyderabad. Previously worked as Physical Design Engineer at MediaTek, Bangalore

Experience

7 yrs 10 mos
Total Experience
3 yrs 8 mos
Average Tenure
6 mos
Current Experience

Cadence

Senior Application Engineer II

Nov 2025 – Present · 6 mos · Hyderabad, Telangana, India · On-site

Low-power DesignFormal VerificationSemiconductor EngineeringDigital IC DesignPhysical VerificationIR Fix+16

Mediatek

Senior Physical Design Engineer

Nov 2022 – Oct 2025 · 2 yrs 11 mos · Bengaluru, Karnataka, India · On-site

Place & RouteClock Tree SynthesisPhysical DesignDigital IC Design

Accenture

Senior Quality Assurance Analyst

May 2018 – Oct 2022 · 4 yrs 5 mos · Hyderabad, Telangana, India · On-site

Education

Osmania University

Master of Engineering - MEng — Vlsi And Embedded Systems

Jan 2016 – Jan 2018

Osmania University

Bachelor of Engineering - BE

Jan 2010 – Jan 2014

Stackforce found 100+ more professionals with Physical Design & Low-power Design

Explore similar profiles based on matching skills and experience

Niranjan Kumar

Niranjan Kumar

Design Evaluation engineer

at Analog Devices

Bengaluru, India8 yrs 3 mos exp
Analog Circuit DesignAnalog Integrated Circuit Design
Anantha Padmanabhan B M

Anantha Padmanabhan B M

Physical Design Intern

at Qualcomm

Thiruvananthapuram, India2 yrs 6 mos exp
Semiconductor Fabrication
NP

Nitin Pant

Director Silicon Design Engineering

at AMD

Bengaluru, India20 yrs 10 mos exp
Power IntegrityPhysical Design
Supratim Saha

Supratim Saha

MTS Silicon Design Engineer

at AMD

Bengaluru, India8 yrs 11 mos exp
Static Timing AnalysisConstraint AnalysisLogic Synthesis
Shreya Gupta

Shreya Gupta

Senior Design Verification Engineer - GPU

at Intel Corporation

Delhi, India4 yrs 10 mos exp
SystemVerilogFunctional CoverageComputer OrganizationArchitecture
Kaustubh Agrahari

Kaustubh Agrahari

DFT Engineer

at MediaTek

Bengaluru, India8 mos exp
DFTDigital Circuit DesignElectrical EngineeringRobotics
TS

Tanmay Sahu

Physical Design Engineer

at Intel Corporation

Bhopal, India1 yr 11 mos exp
Abhishek Tyagi

Abhishek Tyagi

Senior Lead Engineer

at Qualcomm

Delhi, India7 yrs 6 mos exp
Static Timing AnalysisDigital Circuit Design