sekhar konakalla

Software Engineer

West Godavari, Andhra Pradesh, India6 yrs 9 mos experience
Highly Stable

Key Highlights

  • Senior Silicon Design Engineer at AMD.
  • Expertise in DFT and Verilog.
  • Strong background in silicon design methodologies.
Stackforce AI infers this person is a Silicon Design Engineer with expertise in DFT methodologies.

Contact

LinkedIn

Skills

Core Skills

DftVerilog

Other Skills

AtpgSIMLinuxPerlC (Programming Language)Microsoft PowerPointMicrosoft WordMicrosoft OfficeMicrosoft ExcelLeadership

About

dft Engineer

Experience

6 yrs 9 mos
Total Experience
6 yrs
Average Tenure
9 mos
Current Experience

Amd

Sr Silicon Design Engineer

Aug 2025 – Present · 9 mos · Bengaluru, Karnataka, India · On-site

AtpgSIMLinuxPerlDFTVerilog

Mediatek

Senior DFT engineer

Aug 2019 – Aug 2025 · 6 yrs · Bengaluru, Karnataka, India

DFTAtpg

Education

Jawaharlal Nehru Technological University, Kakinada

BTech - Bachelor of Technology — Electrical and Electronics Engineering

Jan 2014 – Jan 2018

sri chaitanya junior college

intermediate

Jan 2012 – Jan 2014

R C M high school

ssc

Jan 2012 – Present

Stackforce found 100+ more professionals with Dft & Verilog

Explore similar profiles based on matching skills and experience

Ankit Dhama

Ankit Dhama

Sr.Silicon Design Engineer

at AMD

Bengaluru, India4 yrs 8 mos exp
DFT RTLScan Insertion
APARNA MISHRA

APARNA MISHRA

Senior Lead Engineer

at Qualcomm

Delhi, India5 yrs 8 mos exp
RTL DesignPhysical Design
Prem Kumar T

Prem Kumar T

Staff Engineer

at Qualcomm

Cork, Ireland10 yrs 6 mos exp
Manikandan Palanisamy

Manikandan Palanisamy

Senior ASIC Engineer

at NVIDIA

Bengaluru, India12 yrs 11 mos exp
DFTRTL Design
Shikha Shrivastava

Shikha Shrivastava

SoC Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 10 mos exp
Automatic Test Pattern Generation (ATPG)Scan Insertion
VG

Vamsi Gullapalli

Lead Engineer

at Texas Instruments

Bengaluru, India20 yrs 11 mos exp
VLSIASIC
ravneet singh

ravneet singh

Director

at Samsung Electronics

Bengaluru, India21 yrs 8 mos exp
SoCASICPhysical DesignVLSI
Vidya S

Vidya S

Synthesis Engineer (On Contract)

at MediaTek

Bengaluru, India5 yrs 3 mos exp
SynthesisAutomatic Test Pattern Generation (ATPG)