C

Chandan Ray

Software Engineer

Hyderabad, Telangana, India3 yrs 9 mos experience

Key Highlights

  • Expert in System Verification and Electronics Design.
  • Proven experience in SOC level validation.
  • Strong background in Agile methodologies and team management.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in System on a Chip (SoC) technologies.

Contact

ck9183@gmail.comLinkedIn

Skills

Core Skills

System VerificationElectronics DesignSystem On A Chip (soc)

Other Skills

IP VerificationASCI verificationSOC_Level verificationSystem level verificationIP Level verificationVerilogSystemVerilogInternet Protocol (IP)AXIAPBAMBA AHBSynopsys toolsUniversal Verification Methodology (UVM)LinuxJira

Experience

3 yrs 9 mos
Total Experience
2 yrs 10 mos
Average Tenure
1 yr
Current Experience

Microsoft

Senior Verification Engineer

Apr 2025 – Present · 1 yr · California, United States · Remote

  • We have ownership for functional validation and verification for simulation and Emulation at SOC level.
Electronics DesignSystem Verification

Amd

Silicon design engineer 2

Jul 2022 – May 2025 · 2 yrs 10 mos · India · Hybrid

  • I am looking for a new position for DV.
System on a Chip (SoC)System Verification

Stackforce found 100+ more professionals with System Verification & Electronics Design

Explore similar profiles based on matching skills and experience

Bala Shiva Vishwanatham

Bala Shiva Vishwanatham

ASIC Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
Physical DesignVery-Large-Scale Integration (VLSI)
Aditya Verma

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 8 mos exp
Krishnendhu u.n

Krishnendhu u.n

Senior Design Engineer

at Cerium Systems

Bengaluru, India10 yrs 4 mos exp
FPGARTL Design
MS

Manikandan Subramanian

Principal Engineer

at NVIDIA

Bengaluru, India19 yrs 4 mos exp
Shikha Shrivastava

Shikha Shrivastava

SoC Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 9 mos exp
Automatic Test Pattern Generation (ATPG)Scan Insertion
Amandeep Singh

Amandeep Singh

Accumulated Expertise

at Career-Wide Experience

Roorkee, India0 mo exp
Shubhankar Das

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 2 mos exp
Devank Aeron

Devank Aeron

Design Verification Trainee

at Silicon Patterns

West Delhi, India3 yrs 10 mos exp
Functional VerificationVerification and Validation (V&V)