S

Subhashini Dodda

CEO

India20 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in DFT and VLSI design methodologies.
  • Proven track record in post silicon bring up.
  • Strong leadership experience in engineering teams.
Stackforce AI infers this person is a Semiconductor Engineering expert with a focus on DFT and VLSI.

Contact

LinkedIn

Skills

Core Skills

DftVlsi

Other Skills

ATPGASICFunctional VerificationRTL designScan InsertionSoCTiming ClosureVerilogIntegrated Circuit DesignDebuggingStatic Timing AnalysisField-Programmable Gate Arrays (FPGA)MBISTAutomatic Test Pattern Generation (ATPG)Application-Specific Integrated Circuits (ASIC)

Experience

20 yrs 3 mos
Total Experience
4 yrs
Average Tenure
7 yrs
Current Experience

Qualcomm

2 roles

Principal Engineer/Manager at Qualcomm

Promoted

Nov 2022 – Present · 3 yrs 5 mos

DFTVLSIATPGASICFunctional VerificationRTL design+8

Senior Staff Engineer

Apr 2019 – Nov 2022 · 3 yrs 7 mos

Invecas

SMTS

Aug 2016 – Mar 2019 · 2 yrs 7 mos · Greater Hyderabad Area

  • DFT architecture to post silicon bring up for networking and AI socs .

Microsemi corporation

5 roles

Staff Engineer

Jun 2014 – Jul 2016 · 2 yrs 1 mo

  • DFT architecture , MBIST , From DFT architecture to Post silicon bringup

Senior DFT Engineer

Jul 2013 – Jun 2014 · 11 mos

  • Have robust experience in different areas of DFT - from Scan insertion to ATPG pattern validation and delivery at SOC and IP levels.

Staff Engineer

Jan 2013 – Jan 2016 · 3 yrs

Staff Engineer

Jan 2013 – Jan 2016 · 3 yrs

Staff engineer

Jan 2013 – Jan 2016 · 3 yrs

Amd

Senior Design Engineer

Nov 2007 – Dec 2012 · 5 yrs 1 mo · Greater Hyderabad Area

Texas instruments

Design Engineer

Sep 2005 – Oct 2007 · 2 yrs 1 mo · Bangalore

Education

VNR VJIET

Master of Technology (M.Tech.) — VLSI systems design

Jan 2003 – Jan 2005

SRKR Eng College

Bachelor's degree

Jan 1998 – Jan 2002

Stackforce found 100+ more professionals with Dft & Vlsi

Explore similar profiles based on matching skills and experience

pavan kumar jangam

pavan kumar jangam

Sr Design Engineer

at AMD

Chennai, India6 yrs 5 mos exp
EngineeringDesign
MURALI KILARI

MURALI KILARI

Design Engineering Manager

at AMD

India18 yrs exp
Functional VerificationSystemVerilog
Bhuvan Narasimhan

Bhuvan Narasimhan

Senior Physical Design Engineer

at NVIDIA

Bengaluru, India8 yrs 9 mos exp
STAPhysical Design
Chandrashekaraiah V

Chandrashekaraiah V

Senior SoC Design Engineer

at Intel Corporation

Bengaluru, India16 yrs 9 mos exp
Physical DesignTiming Closure
Neethi Shetty

Neethi Shetty

DFT Engineer

at MediaTek

Bangalore Urban, India6 yrs 4 mos exp
Automatic Test Pattern Generation (ATPG)Simulation
Gopu Kannappan

Gopu Kannappan

Principal Engineer

at Infineon Technologies

Bengaluru, India20 yrs 5 mos exp
Test EngineeringSemiconductors
RM

Raghavendra M

DFT Engineer

at Sivaltech

Bengaluru, India13 yrs 9 mos exp
DFTJTAG
Pranav Murthy

Pranav Murthy

Silicon Development

at Google

Bengaluru, India21 yrs 11 mos exp
ASICPhysical Design