Mohammad Zeidan

CTO

North District, Israel22 yrs 1 mo experience
Highly Stable

Key Highlights

  • Experienced in CPU verification and validation.
  • Strong background in functional verification methodologies.
  • Proficient in multiple programming and scripting languages.
Stackforce AI infers this person is a CPU Verification Specialist with expertise in semiconductor validation.

Contact

LinkedIn

Skills

Core Skills

Functional VerificationTesting

Other Skills

Engineering ManagementRoot Cause AnalysisCPerl ScriptVerilogVHDLDebuggingTest PlanningSystem ArchitectureDesign ToolsMicroarchitectureX86x86 AssemblyValidationProcessors

Experience

22 yrs 1 mo
Total Experience
18 yrs 5 mos
Average Tenure
3 yrs 8 mos
Current Experience

Apple

CPU Verification Lead

Sep 2022 – Present · 3 yrs 8 mos

TestingEngineering ManagementRoot Cause AnalysisCPerl ScriptVerilog+13

Intel corporation

4 roles

Verification Group Manager - Core Level

May 2020 – Sep 2022 · 2 yrs 4 mos

CoreAV Validation Manager

Promoted

Jun 2014 – May 2020 · 5 yrs 11 mos

Manual Debug Team - Post Silicon Validation

Aug 2013 – Jun 2014 · 10 mos

Pre Silicon Validation Engineer

Apr 2004 – Aug 2013 · 9 yrs 4 mos

  • Super Cluster Validation

Education

Technion - Israel Institute of Technology

Bachelor of Science (BSc) — Computer Science

Jan 2000 – Jan 2004

Stackforce found 100+ more professionals with Functional Verification & Testing

Explore similar profiles based on matching skills and experience

Chandrashekaraiah V

Chandrashekaraiah V

Senior SoC Design Engineer

at Intel Corporation

Bengaluru, India16 yrs 9 mos exp
Physical DesignTiming Closure
RM

Rakesh Mooreboyana

Principal Software Engineer

at Dell Technologies

Bengaluru, India14 yrs 1 mo exp
Embedded SystemsFirmwareCloud ComputingPythonDevice Drivers
Abhishek Panchal

Abhishek Panchal

Quality Engineer

at Quantizer Research Pvt Ltd

West Delhi, India8 yrs 9 mos exp
Software Quality AssuranceSoftware Testing
Sanjay Angaitkar

Sanjay Angaitkar

Director Silicon Design Engineering

at AMD

Bengaluru, India27 yrs 5 mos exp
Saroj Kumar Parida

Saroj Kumar Parida

Principal Application Engineer

at Cadence Design Systems

Bengaluru, India15 yrs 5 mos exp
VLSIDFT
Hemant Chawla

Hemant Chawla

Principal Protocol Solutions Engineer

at Synopsys Inc

New Delhi, India14 yrs 9 mos exp
PCIeTestingVerification
HS

Haider Sayed

Director - Physical Design

at Intel Corporation

Pune, India25 yrs 4 mos exp
Rahul Patel

Rahul Patel

Co-op DFT intern

at AMD

Khargone, India9 mos exp
Hardware EmulationVery-Large-Scale Integration (VLSI)