Bhargava Vara Prasad

Software Engineer

Bengaluru, Karnataka, India14 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Physical Design and Timing Closure.
  • Extensive experience in GPU block implementation.
  • Proficient in managing complex physical design tasks.
Stackforce AI infers this person is a Physical Design Engineer specializing in semiconductor technology.

Contact

LinkedIn

Skills

Core Skills

Physical DesignTiming Closure

Other Skills

Static Timing AnalysisClock Tree SynthesisPlacementSynthesisRoutingPhysical VerificationVLSIPhysical ImplementationFloorplanningTCLLogic SynthesisPerlEDASemiconductorsApplication-Specific Integrated Circuits (ASIC)

About

Physical Design Engineer with work experience in Floorplanning, Synthesis, Placement, Routing, Timing Closure and Physical Verification.

Experience

14 yrs 11 mos
Total Experience
7 yrs 4 mos
Average Tenure
11 yrs 1 mo
Current Experience

Qualcomm

2 roles

Senior Engineer

Aug 2016 – Present · 9 yrs 9 mos

Physical DesignStatic Timing AnalysisClock Tree SynthesisPlacementSynthesisRouting+3

Service Provider at Qualcomm

Apr 2015 – Aug 2016 · 1 yr 4 mos

  • Physical implementation of a GPU blocks in 10nm
Physical DesignPhysical Implementation

Alten calsoft labs

Physical Design Engineer

Apr 2015 – Present · 11 yrs 1 mo · Bangalore, India

  • IOB at Qualcomm

Amd

Physical Design Engineer - Consultant at AMD

Nov 2011 – Apr 2015 · 3 yrs 5 mos · Greater Hyderabad Area

  • Responsible for tile P&R from Synthesis to Tile Clouser.
Physical DesignPlacementRoutingSynthesis

Soctronics

Senior Physical Design Engineer

Jun 2011 – Apr 2015 · 3 yrs 10 mos · Greater Hyderabad Area

  • Performing Floorplanning, Placement, CTS, Routing, Timing Clouser and Physical verification
FloorplanningPlacementClock Tree SynthesisRoutingTiming ClosurePhysical Verification+1

Education

SCSVMV University

Bachelor's degree in Electronics and Communication

Jan 2008 – Jan 2011

Nettur Technical Training Foundation

Diploma in Electronics — Electronics

Jan 2005 – Jan 2008

Stackforce found 100+ more professionals with Physical Design & Timing Closure

Explore similar profiles based on matching skills and experience

Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 3 mos exp
Static Timing AnalysisLogic Synthesis
MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 10 mos exp
Avilash Mohanty

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 10 mos exp
Arun Koithyar

Arun Koithyar

Digital Design Manager

at Texas Instruments

Bengaluru, India25 yrs 3 mos exp
Varun Aggarwal

Varun Aggarwal

Senior Engineering Manager

at NVIDIA

Bengaluru, India16 yrs 2 mos exp
SoCVLSI
Manuj Verma

Manuj Verma

Senior Software Engineering Manager

at Cadence Design Systems

India24 yrs 10 mos exp
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
Saurabh Gupta

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 5 mos exp