S

Saripalli Maruthi

Software Engineer

Ganapavaram, Andhra Pradesh, India4 yrs 10 mos experience
Highly Stable

Key Highlights

  • Master's in Digital Techniques from IIT BHU
  • Experienced Digital Design Engineer at Texas Instruments
  • Proficient in multiple HDL programming languages
Stackforce AI infers this person is a Digital Design Engineer with expertise in high-speed digital design and circuit programming.

Contact

LinkedIn

Skills

Core Skills

Digital Circuit DesignPhysical Design

Other Skills

GenusPlace & RouteHigh-speed Digital DesignvoltusPegasusClock Tree SynthesisSystemVerilogPython (Programming Language)Tcl-TkConformal LECTempusINNOVUSPnRVerilogVHDL

About

Waiting for the intersting place where I can enhance my skills. Studying master's from IIT BHU in Digital Techniques and Instrumentation speclization.My skills are digital circuit design,HDL programming

Experience

4 yrs 10 mos
Total Experience
4 yrs 10 mos
Average Tenure
4 yrs 10 mos
Current Experience

Texas instruments

Digital Design Engineer

Jul 2021 – Present · 4 yrs 10 mos · Bangalore Urban, Karnataka, India

Physical DesignGenusDigital Circuit Design

Education

Indian Institute of Technology (Banaras Hindu University), Varanasi

Master's degree — digital Techniques

Jan 2019 – Jan 2021

National Institute of Technology , Patna

Bachelor's degree

Jan 2014 – Jan 2018

Nit patna

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Digital Circuit Design & Physical Design

Explore similar profiles based on matching skills and experience

Ria Rustagi

Ria Rustagi

Co-Founder and CEO

at Sychedelic

New Delhi, India9 yrs 6 mos exp
LeadershipEntrepreneurshipMental Health CareConsumer Electronics
Raj Kumar Koneti

Raj Kumar Koneti

Engineer

at MediaTek

Hyderabad, India10 mos exp
RAGHAVENDRA B NAGASHRITH

RAGHAVENDRA B NAGASHRITH

Senior Layout Designer

at Intel Corporation

Bengaluru, India11 yrs 1 mo exp
Layout DesignVLSI
Abhay Bansal

Abhay Bansal

Validation Engineer

at Intel Corporation

Pune, India4 yrs exp
Validation Engineering
Shreyan Jain

Shreyan Jain

Senior Applied Power Architect

at NVIDIA

Delhi, India9 yrs 9 mos exp
Power AnalysisLow Power Implementation
Robin Singh Som

Robin Singh Som

Senior Silicon Design Engineer

at AMD

Bangalore Urban, India2 yrs 10 mos exp
DebuggingArchitectureRTL Validation
HK

Haripriya K R

ASIC Engineer

at NVIDIA

Ananthapuramu, India5 yrs 8 mos exp
Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)Low Power ChecksLayout Verification
G Vamsi Girish

G Vamsi Girish

Senior silicon Design Engineer

at AMD

Bengaluru, India3 yrs 11 mos exp
System on a Chip (SoC)Assertion Based VerificationInterconnect protocols