Debmalya Lahiri

Product Manager

Bengaluru, Karnataka, India18 yrs 1 mo experience
Highly Stable

Key Highlights

  • Expert in Design Verification with extensive semiconductor experience.
  • Proficient in multiple verification methodologies including OVM/UVM.
  • Strong background in Functional Verification and Debugging.
Stackforce AI infers this person is a semiconductor verification expert with a focus on design methodologies.

Contact

LinkedIn

Skills

Other Skills

Formal VerificationSystemVerilogVLSIVHDLSoCASICModelSimIntegrated Circuit DesignEDARTL designVery-Large-Scale Integration (VLSI)System on a Chip (SoC)CApplication-Specific Integrated Circuits (ASIC)Universal Verification Methodology (UVM)

About

Experienced Research And Development Engineer with a demonstrated history of working in the semiconductors industry. Strong arts and design professional skilled in Perl, Debugging, Functional Verification, Verilog, and Assertion Based Verification using OVM/UVM methodology.

Experience

18 yrs 1 mo
Total Experience
3 yrs 7 mos
Average Tenure
9 mos
Current Experience

Amd

DV Lead

Aug 2025 – Present · 9 mos

Broadcom limited

R&D Engineer

Nov 2015 – Apr 2025 · 9 yrs 5 mos · Bengaluru Area, India

Mindtree

Module Lead

Sep 2014 – Oct 2015 · 1 yr 1 mo · Bengaluru Area, India

Arasan chip systems inc.,

Verification Engineer

Apr 2013 – Aug 2014 · 1 yr 4 mos · Bangalore

Interra systems

Verification Engineer

May 2010 – Mar 2013 · 2 yrs 10 mos · Bengaluru, Karnataka, India

Interra systems

Trainee

Jul 2009 – Apr 2010 · 9 mos · Kolkata Area, India

  • Beacon Project

Sarsuna college

Lecturer, Dept. of Electronics

Aug 2007 – Apr 2010 · 2 yrs 8 mos

Education

West Bengal University of Technology, Kolkata

M.Tech — Microelectronics and VLSI Technology

Jan 2008 – Jan 2010

West Bengal University of Technology, Kolkata

M.Phil — Material Science

Jan 2007 – Jan 2008

Stackforce found 100+ more professionals with Formal Verification & SystemVerilog

Explore similar profiles based on matching skills and experience

GS

Ganapathi S.

Tech Lead

at Intel Corporation

Bengaluru, India25 yrs 6 mos exp
Anirudh Royyuru

Anirudh Royyuru

Manager Electronic Design Engineering

at Western Digital

India19 yrs exp
Functional VerificationASIC
lovekesh bansal

lovekesh bansal

Co-Founder

at Centaurs Semiconductors Private Limited

Bengaluru, India18 yrs 8 mos exp
SoCSynthesisStatic Timing AnalysisDFT
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 5 mos exp
Functional VerificationSoC
GT

Girish T P

Principal Engineer

at Qualcomm

Bengaluru, India21 yrs 4 mos exp
Physical DesignStatic Timing Analysis
Deepak Garg

Deepak Garg

Director of Engineering

at Siemens EDA (Siemens Digital Industries Software)

Noida, India20 yrs 1 mo exp
Anandhan M

Anandhan M

Sr. Manager

at AMD

Bengaluru, India19 yrs 4 mos exp
Low-power Design
Santosh Thomas

Santosh Thomas

Senior Director, Engineering

at Qualcomm

Bengaluru, India26 yrs 9 mos exp
ASICVLSI