Akash Agarwal

Software Engineer

Bengaluru, Karnataka, India12 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced Graphics Hardware Engineer at Intel Corporation.
  • Strong expertise in RTL Design and Functional Verification.
  • Proficient in multiple programming languages including C++ and Python.
Stackforce AI infers this person is a Graphics Hardware Engineer with expertise in RTL Design and Functional Verification.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignFunctional Verification

Other Skills

Universal Verification Methodology (UVM)QuestaVerilogPerlSystem verilogNCSimSV AssertionsCC++Data StructuresAlgorithmsPython (Programming Language)VBScript

Experience

12 yrs 3 mos
Total Experience
2 yrs 5 mos
Average Tenure
5 yrs 5 mos
Current Experience

Intel corporation

Graphics Hardware Engineer

Dec 2020 – Present · 5 yrs 5 mos · Bengaluru, Karnataka, India

RTL DesignUniversal Verification Methodology (UVM)QuestaVerilogFunctional VerificationPerl+9

Western digital

Staff Engineer

May 2018 – Dec 2020 · 2 yrs 7 mos · bangalore

Samsung semiconductor india r&d bangalore

Technical Lead

Apr 2017 – Apr 2018 · 1 yr · Bengaluru Area, India

Samsung r&d institute india

Lead Engineer

Apr 2015 – Mar 2017 · 1 yr 11 mos · Bengaluru Area, India

  • Verification Lead in IP design Hardware team at Samsung.

Samsung r&d institute india bangalore

Senior Software Engineer

Nov 2013 – Mar 2015 · 1 yr 4 mos · Bengaluru Area, India

Education

Indian Institute of Technology (Banaras Hindu University), Varanasi

IIT B.tech + M.tech — Electrical and Electronics Engineering

Jan 2008 – Jan 2013

Central Academy, Kota

CBSE +2

Jan 2005 – Jan 2007

Goethals Memorial School, Kurseong

ICSE

Jan 2001 – Jan 2005

Stackforce found 100+ more professionals with Rtl Design & Functional Verification

Explore similar profiles based on matching skills and experience

AS

abhinav srivastava

Gpu design engineer

at Intel Corporation

Folsom, United States19 yrs 5 mos exp
VG

Vamsi Gullapalli

Lead Engineer

at Texas Instruments

Bengaluru, India20 yrs 11 mos exp
VLSIASIC
Navnish Kumar

Navnish Kumar

Sr Manager R&D

at Synopsys Inc

Noida, India13 yrs 5 mos exp
Transactor DevelopmentEmulation PlatformsVerification
Harjot Singh Kamboj

Harjot Singh Kamboj

Senior Design Verification Engineer

at Micron Technology

Hyderabad, India8 yrs 7 mos exp
FPGA Development
meganathan kumar

meganathan kumar

Director, Verification & Validation

at Microsoft

Chennai, India14 yrs 3 mos exp
AG

Anil Gajkela

Department Manager

at MediaTek

Bengaluru, India23 yrs 2 mos exp
ASICSoC
Sameer Mohammad

Sameer Mohammad

MTS Silicon Design Engineer

at AMD

Telangana, India8 yrs 6 mos exp
RTL VerificationDigital Circuit Design
Jaya Jagadish

Jaya Jagadish

Senior Vice President Silicon Design Engineering

at AMD

Bengaluru, India31 yrs 4 mos exp