Ayush Rastogi

Software Engineer

Bengaluru, Karnataka, India10 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Over 5 years of experience in ASIC engineering.
  • Strong expertise in UVM and coverage analysis.
  • Articulate public speaker with diverse interests.
Stackforce AI infers this person is a Senior ASIC Engineer with a focus on VLSI and functional verification.

Contact

ayush.35rastogi@outlook.comLinkedIn

Skills

Core Skills

Application-specific Integrated Circuits (asic)Universal Verification Methodology (uvm)

Other Skills

System VerilogDebuggingCoverage AnalysisShell ScriptingGitC (Programming Language)C++Python (Programming Language)LinuxSQLPublic SpeakingFunctional CoverageSystem Verilog AssertionsAMBA APBSynopsys VCS

About

5 plus years of experience in ASIC. • Articulate Public Speaker. • Interests: Reading, and Sketching.

Experience

10 yrs 11 mos
Total Experience
3 yrs 7 mos
Average Tenure
4 yrs 6 mos
Current Experience

Nvidia

ASIC Engineer

Nov 2021 – Present · 4 yrs 6 mos · Bangalore Urban, Karnataka, India

System VerilogUniversal Verification Methodology (UVM)Application-Specific Integrated Circuits (ASIC)DebuggingCoverage Analysis

Cerium systems

Design and Verification Engineer

Jul 2019 – Nov 2021 · 2 yrs 4 mos · Bangalore

Bharat heavy electricals limited

Intern

Jun 2018 – Jun 2018 · 0 mo · Nagpur Area, India

Shri ramdeobaba college of engineering and management

Student

Jun 2015 – Jul 2019 · 4 yrs 1 mo · Nagpur Area, India

Education

Shri Ramdeobaba Kamla Nehru Engineering College, Katol Road

Bachelor of Engineering - BE

Jan 2015 – Jan 2019

Ira International School

High School — PCM

Jun 2013 – May 2015

Kendriya Vidyalaya

Senior Secondary

Stackforce found 100+ more professionals with Application-specific Integrated Circuits (asic) & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Raveendra Reddy

Raveendra Reddy

Senor Engineer

at Qualcomm

Bengaluru, India9 yrs 9 mos exp
Functional VerificationSystem on a Chip (SoC)
Rupinjeet Singh

Rupinjeet Singh

Senior Design Verification Engineer

at Google

Bengaluru, India13 yrs 9 mos exp
Functional VerificationC++
Dharmesh Gurjar

Dharmesh Gurjar

Senior Design Verification Engineer

at Qualcomm

Surat, India6 yrs 2 mos exp
Ravinjay Tiwari

Ravinjay Tiwari

Technical Lead

at eInfochips (An Arrow Company)

Ahmedabad, India11 yrs 4 mos exp
Kuldeep Dudhagara

Kuldeep Dudhagara

Senior Staff Engineer

at Samsung Semiconductor

Bengaluru, India13 yrs 6 mos exp
HD

Hari D

Senior Verification Engineer

at AMD

Bengaluru, India9 yrs 4 mos exp
Dhrumil Chag

Dhrumil Chag

VLSI DV Engineer-II

at Alphawave Semi

Rajkot, India5 yrs 3 mos exp
Kishan Patel

Kishan Patel

Design Verification Engineer

at NVIDIA

Anand, India6 yrs 4 mos exp